- Count Divider Chain
- Digitally Programmable from 2<sup>2</sup> to 2<sup>n</sup> (n = 31 for 'LS292, n = 15 for 'LS294)
- Useable Frequency Range from DC to 30 MHz
- Easily Expandable
- Applications
  - Frequency Division
  - Digital Timing

#### description

These programmable frequency dividers/digital timers contain 31 flip-flops plus 30 gates ('LS292) or 15 flip-flops plus 29 gates ('LS294) on a single chip. The count modulo is under digital control of the inputs provided.


Both types feature an active-low clear input to initialize the state of all flip-flops. To facilitate incoming inspection, test points are provided (TP1, TP2, and TP3 on the 'LS292 and TP on the 'LS294). These test points are not intended to drive system loads. Both types feature two clock inputs; either one may be used for clock gating. (See the function table below.)

A brief look at the digital timing capabilities of the  $^{\prime}$ LS292 will show that with a 1-MHz input frequency, programming for  $2^{10}$  will give a period of 1.024 ms, and  $2^{20}$  will give a period of 1.05 sec,  $2^{26}$  will give a period of 1.12 min, and  $2^{31}$  will give a period of 35.79 min.


These devices are easily cascadable giving limitless possibilities to timing delays that can be achieved.

#### **FUNCTION TABLE**


CLEAR	CLK 1	CLK 2	Q OUTPUT MODE
L	×	×	Cleared to L
Н	<b>↑</b>	L	Count
Н	L	<b>↑</b>	Count
н	н	х	Inhibit
Н	×	н	Inhibit




SN54LS292 . . . FK PACKAGE (TOP VIEW)



SN54LS294 . . . J OR W PACKAGE SN74LS294 . . . N PACKAGE



SN54LS294 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection.



SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988


#### schematics of inputs and outputs




#### operation

The functional block diagram shows that the count modulo is controlled by an X/Y decoder connected to the mode control inputs of several flip-flops. These flip flops with mode controls each have a "D" input connected to the parallel clock line and a "T" input driven by the preceding stage. The parallel clock frequency is always the input frequency divided by four.

The X/Y decoder output selected by the programming inputs goes low. While a mode control is low, the "D" input of that flip-flop is enabled, and the signal from the parallel clock line ( $f_{in} \div 4$ ) is passed to the "T" input of the following stage. All the other mode controls are high enabling the "T" inputs and causing each flip-flop in turn to divide by two.



## logic symbols†




<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J, N, and W packages.



logic diagram (positive logic)

'LS292




Pin numbers shown are for J, N, and W packages.



SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988

## logic diagram (positive logic)



Pin numbers shown are for J, N, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS292, SN54LS294	to 125°C
SN74LS292, SN74LS294 0°	C to 70°C
Storage temperature range	to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



# SN54LS292, SN54LS294, SN74LS292, SN74LS294 PROGRAMMABLE FREQUENCY DIVIDERS/DIGITAL TIMERS

SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988

## recommended operating conditions

				SN54L	S'	SN74LS'			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
$V_{IH}$	High-level input voltage		2			2		0.20	V
$V_{IL}$	Low-level input voltage				0.7			8.0	V
ЮН	High-level output current (Q only)			- 1.2			- 1.2	mA	
loL	Low-level output current (Q only)				12			24	mA
<sup>f</sup> clock	Clock frequency		0		30	0		30	MHz
t <sub>w</sub>	Duration of clock input pulse		16			16			ns
t <sub>w</sub>	Duration of clear pulse	'LS292	55			55			115
	'LS294		35			35			ns
t <sub>su</sub>	Clear inactive-state setup time		15			15			ns
$T_A$	Operating free-air temperature		- 55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†			SN54LS'			SN74LS'		
		V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			TYP‡	MAX 1,5	MIN	TYP‡	MAX - 1.5	UNIT
VIK										V
V <sub>OH</sub>	a	$V_{CC} = MIN, V_{IH} = 2$ $V_{IL} = MAX$	$V_{,}$ $I_{OH} = -1.2 \text{ mA},$	2.4	3.4		2.4	3.4		V
VOL	Q	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
	TP¶	V <sub>1L</sub> = MAX	I <sub>OL</sub> = 0.5 mA					0.25	0.3	ľ
11		$V_{CC} = MAX$ , $V_I = 7 V$				0.1			0.1	mA
ΉΗ		$V_{CC} = MAX$ , $V_1 = 2.7$				20			20	μΑ
IIL	CLK1, CLK2 All others	$\stackrel{V}{CC} = MAX,  V_{I} = 0.4$	V			- 0.8 - 0.4			- 0.8 - 0.4	mA
Ios§	Q	V <sub>CC</sub> = MAX		- 30		- 130	- 30		- 130	mA
Icc	'LS292 'LS294	V <sub>CC</sub> = MAX, All inpu	ts grounded,		40	75		40	75	mA
<del></del>	L3294	All outputs open			30	50		30	50	'''^

<sup>&</sup>lt;sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\$}$  The duration of the short-circuit should not exceed one second.

The TP output or outputs are not intended to drive external loads but are solely provided for test points.

## SN54LS292, SN54LS294, SN74LS292, SN74LS294 PROGRAMMABLE FREQUENCY DIVIDERS/DIGITAL TIMERS

SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988

## switching characteristics, VCC = 5 V, TA = 25 °C, RL = 667 $\Omega$ , CL = 45 pF (see Figure 1)

	FROM	TO	TEST CONDITIONS	'LS292		'LS294			UNIT	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONT
f <sub>max</sub>				30	50		30	50		MHz
<sup>t</sup> PLH	CLK1 or 2	Q	Modulo set at 22, A thru E = LLLHL ('LS292)		55	90		55	90	ns
<sup>t</sup> PHL	Q		A thru D = LLHL ('LS294)		80	120		80	120	ns
<sup>t</sup> PHL	CLR	Q			85	130		35	65	ns

 $<sup>^{\</sup>dagger}$ fMAX = maximum clock frequency

#### **'LS292 FUNCTION TABLE**

PROGRAMMING		FREQUENCY DIVISION										
INPUTS	Q		TP1		TP2		TP3					
E D C B A	BINARY DE	CIMAL BIN	IARY DEC	CIMAL	BINARY	DECIMAL	BINARY	DECIMAL				
	Inhibit	Inhibit Inl	hibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit				
ь в в в	Inhibit			inhibit	Inhibit	Inhibit	Inhibit	Inhibit				
LLLHL	22	4 2	29	512	217	131,072	224	16,777,216				
LLLHH	23	-	29	512	217	131,072	224	16,777,216				
LLHLL	24	16 2	9	512	217	131,072	224	16,777,216				
LLHLH	25	32 2	29	512	217	131,072	224	16,777,216				
L L Н Н L	26	64 2	29	512	217	131,072	224	16,777,216				
	27		29	512	217	131,072	224	16,777,216				
LHLLL	28		29	512	217	131,072	22	4				
н н	29		29	512	217	131,072	22	4				
L Н L Н L	210	.,	29	512	217	131,072	24	16				
<u> </u>	211	_,	29	512	217	131,072	24	16				
LHHLL	212	.,	29	512	217	131,072	26	64				
<b>г</b> ннгн	213	-,	29	512	217	131,072	26	64				
_ н н н ь	214	,	29	512	Disabled L	ow	28	256				
<b>L</b> н н н н	215		29	512	Disabled L	ow	28	256				
HLLLL	216	,	29	512	23	8	210	1,024				
ньььн	217	/	29	512	23	8	210	1,024				
нььнь	218		29	512	25	32	212	4,096				
нььнн	219	/	29	512	25	32	212	4,096				
HLHLL	2 <sup>20</sup> 1,		29	512	27	128	214	16,384				
HLHLH	2 <sup>21</sup> 2,	097,152	29	512	27	128	214	16,384				
H L H H L	222 4,	194,304	Disabled Low		29	512	216	65,536				
ньннн	223 8,	388,608	Disabled Low		29	512	216	65,536				
HHLLL	2 <sup>24</sup> 16,		23	8	211	2,048	218	262,144				
HHLLH	225 33,	554,432	23	8	211	2,048	218	262,144				
HHLHL	226 67	108,864	<sub>2</sub> 5	32	213	8,192	220	1,048,576				
ннцнн	2 <sup>27</sup> 134,	217,728	<sub>2</sub> 5	32	213	8,192	220	1,048,576				
HHHLL			27	128	215	32,768	222	4,194,304				
нннцн	2 <sup>29</sup> 536	870,912	27	128	215	32,768	222	4,194,304				
ннннь	230 1,073	,741,824	29	512	217	131,072	224	16,777,216				
ннннн	231 2,147	483,648	29	512	217	131,072	224	16,777,216				

tpLH = Propagation delay time, low-to-high-level output


tpHL = Propagation delay time, high-to-low-level output

NOTE 2: Load circuits and voltage waveforms are shown in Section 1. To be used on TP outputs only.


#### **'LS294 FUNCTION TABLE**

				FREQUENCY DIVISION							
PROGRAMMING INPUTS					Q	TP					
D	С	В	Α	BINARY	DECIMAL	BINARY	DECIMAL				
L	L	L	L	Inhibit	Inhibit	Inhibit	Inhibit				
L	L	L	Н	Inhibit	Inhibit	Inhibit	Inhibit				
L	L	Н	L	22	4	29	512				
L	L	Н	Н	23	8	29	512				
L	Н	L	L	24	16	29	512				
L	Н	L	Н	25	32	29	512				
L	Н	Н	L	26	64	29	512				
L	Н	Н	Н	27	128	Disable	ed Low				
Н	L	L	L	28	256	22	4				
' Н	L	L	Н	29	512	23	8				
Н	L.	Н	L	210	1,024	24	16				
Н	L	Н	Н	211	2,048	25	32				
Н	Н	L	L	212	4,096	26	64				
Н	Н	Ł	Н	213	8,192	27	128				
Н	Н	Н	L	214	16,384	28	256				
Н	Н	Н	Н	215	32,768	29	512				

## switching loads



## 'LS292 and 'LS294 timing diagram









i.com 12-Jan-2006

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LS292N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS292N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74LS292N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74LS292NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS292NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS294N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS294N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS294NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS294NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated