

LOW CAPACITANCE TVS ARRAY

APPLICATIONS

- ✓ Ethernet - 10/100 Base T
- ✓ Cellular Phones
- ✓ Audio & Video Inputs
- ✓ FireWire, SCSI & USB Interfaces

IEC COMPATIBILITY (EN61000-4)


- ✓ 61000-4-2 (ESD): Air - 15kV, Contact - 8kV
- ✓ 61000-4-4 (EFT): 40A - 5/50ns
- ✓ 61000-4-5 (Surge): 12A, 8/20 μ s - Level 1(Line-Gnd) & Level 2(Line-Line)

FEATURES

- ✓ 350 Watts Peak Pulse Power per Line ($t_p=8/20\mu$ s)
- ✓ Unidirectional & Bidirectional Configurations
- ✓ Available in Multiple Voltage Types Ranging From 3V to 24V
- ✓ Protects One Line
- ✓ ESD Protection > 40 kilovolts
- ✓ Low Clamping Voltage
- ✓ **LOW CAPACITANCE: 5pF**
- ✓ RoHS Compliant in Lead-Free Versions


MECHANICAL CHARACTERISTICS

- ✓ Molded JEDEC SOT-143 Package
- ✓ Weight 9 milligrams (Approximate)
- ✓ Available in Tin-Lead or Lead-Free Pure-Tin Plating(Annealed)
- ✓ Solder Reflow Temperature:
 - Tin-Lead - Sn/Pb, 85/15: 240-245°C
 - Pure-Tin - Sn, 100: 260-270°C
- ✓ Flammability rating UL 94V-0
- ✓ 8mm Tape and Reel Per EIA Standard 481
- ✓ Marking: Marking Code




PIN CONFIGURATIONS

UNIDIRECTIONAL



BIDIRECTIONAL



DEVICE CHARACTERISTICS

MAXIMUM RATINGS @ 25°C Unless Otherwise Specified

PARAMETER	SYMBOL	VALUE	UNITS
Peak Pulse Power ($t_p = 8/20\mu s$) - See Figure 1	P_{PP}	350	Watts
Operating Temperature	T_J	-55°C to 150°C	°C
Storage Temperature	T_{STG}	-55°C to 150°C	°C

ELECTRICAL CHARACTERISTICS PER LINE @ 25°C Unless Otherwise Specified

PART NUMBER (See Notes 1-2)	DEVICE MARKING	RATED STAND-OFF VOLTAGE V_{WM} VOLTS	MINIMUM BREAKDOWN VOLTAGE @ 1mA $V_{(BR)}$ VOLTS	MAXIMUM CLAMPING VOLTAGE (See Fig. 2) @ $I_p = 5A$ V_C VOLTS	MAXIMUM CLAMPING VOLTAGE (See Fig. 2) @ 8/20 μs V_C @ I_{PP}	MAXIMUM LEAKAGE CURRENT @ V_{WM} I_D μA	MAXIMUM CAPACITANCE 0V @ 1 MHz C pF
PSLC03	3U	3.3	4.0	9.0	19.0V @ 20.0A	125	5
PSLC03C	3B	3.3	4.0	9.0	19.0V @ 20.0A	125	5
PSLC05	5U	5.0	6.0	11.0	18.3V @ 17.0A	20	5
PSLC05C	5B	5.0	6.0	11.0	18.3V @ 17.0A	20	5
PSLC08	8U	8.0	8.5	16.6	18.5V @ 17.0A	10	5
PSLC08C	8B	8.0	8.5	16.6	18.5V @ 17.0A	10	5
PSLC12	12U	12.0	13.3	24.0	28.6V @ 11.0A	1	5
PSLC12C	12B	12.0	13.3	24.0	28.6V @ 11.0A	1	5
PSLC15	15U	15.0	16.6	30.0	31.8V @ 10.0A	1	5
PSLC15C	15B	15.0	16.6	30.0	31.8V @ 10.0A	1	5
PSLC24	24U	24.0	26.7	N/A	56.0V @ 6.0A	1	5
PSLC24C	24B	24.0	26.7	N/A	56.0V @ 6.0A	1	5

Note 1: Part numbers with an additional "C" suffix are bidirectional devices, i.e., PSLC05C.

Note 2: Unidirectional Only: Positive potential is applied from pin 2 to 1 or pin 3 to 4.

FIGURE 1
PEAK PULSE POWER VS PULSE TIME









FIGURE 2
PULSE WAVE FORM



GRAPHS



APPLICATION NOTE


The PSLC Series are TVS arrays designed to protect I/O or data lines from the damaging effects of ESD and EFT. This product series provides both unidirectional and bidirectional protection, with a surge capability of 350 Watts P_{PP} per line for an 8/20 μ s waveform and ESD protection > 40kV.

UNIDIRECTIONAL COMMON-MODE CONFIGURATION (Figure 1)

The two PSLC Series devices provide protection in a common-mode configuration as depicted in Figure 1.

Circuit connectivity is as follows:

- ✓ TVS Device 1: Line 1(D+) is connected to Pins 2 & 3.
- ✓ TVS Device 2: Line 2(D-) is connected to Pins 2 & 3.
- ✓ Both TVS Devices: Pins 1 & 4 connected to ground.




BIDIRECTIONAL DIFFERENTIAL-MODE CONFIGURATION (Figure 2)

The PSLCxxC Series provides protection in a differential-mode configuration as depicted in Figure 2.

Circuit connectivity is as follows:

- ✓ Line 1(R_x) is connected to Pins 1 & 4.
- ✓ Line 2(T_x) is connected to Pins 2 & 3.

Figure 2 - Bidirectional Configuration
Differential-Mode Ethernet Protection




CIRCUIT BOARD LAYOUT RECOMMENDATIONS

Circuit board layout is critical for Electromagnetic Compatibility (EMC) protection. The following guidelines are recommended:

- ✓ The protection device should be placed near the input terminals or connectors, the device will divert the transient current immediately before it can be coupled into the nearby traces.
- ✓ The path length between the TVS device and the protected line should be minimized.
- ✓ All conductive loops including power and ground loops should be minimized.
- ✓ The transient current return path to ground should be kept as short as possible to reduce parasitic inductance.
- ✓ Ground planes should be used whenever possible. For multilayer PCBs, use ground vias.

PACKAGE OUTLINE & DIMENSIONS



COPYRIGHT © ProTek Devices 2005

SPECIFICATIONS: ProTek reserves the right to change the electrical and or mechanical characteristics described herein without notice (except JEDEC).

DESIGN CHANGES: ProTek reserves the right to discontinue product lines without notice, and that the final judgement concerning selection and specifications is the buyer's and that in furnishing engineering and technical assistance, ProTek assumes no responsibility with respect to the selection or specifications of such products.

ProTek Devices

2929 South Fair Lane, Tempe, AZ 85282

Tel: 602-431-8101 Fax: 602-431-2288

E-Mail: sales@protekdevices.com

Web Site: www.protekdevices.com