


SCLS402J - APRIL 1998 - REVISED DECEMBER 2004

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 10.5 ns at 5 V
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)







NC - No internal connection

description/ordering information

The 'LV165A devices are parallel-load, 8-bit shift registers designed for 2-V to 5.5-V V_{CC} operation.

When the devices are clocked, data is shifted toward the serial output Q_H . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ \overline{LD}) input. The 'LV165A devices feature a clock-inhibit function and a complemented serial output, \overline{Q}_H .

ORDERING INFORMATION

| TA | PACK | AGE† | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-------------|--------------|--------------------------|---------------------|
| | QFN – RGY | Reel of 1000 | SN74LV165ARGYR | LV165A |
| | 0010 B | Tube of 40 | SN74LV165AD | 11/4054 |
| | SOIC - D | Reel of 2500 | SN74LV165ADR | LV165A |
| | SOP - NS | Reel of 2000 | SN74LV165ANSR | 74LV165A |
| -40°C to 85°C | SSOP – DB | Reel of 2000 | SN74LV165ADBR | LV165A |
| | | Tube of 90 | SN74LV165APW | |
| | TSSOP - PW | Reel of 2000 | SN74LV165APWR | LV165A |
| | | Reel of 250 | SN74LV165APWT | |
| | TVSOP - DGV | Reel of 2000 | SN74LV165ADGVR | LV165A |
| | CDIP – J | Tube of 25 | SNJ54LV165AJ | SNJ54LV165AJ |
| –55°C to 125°C | CFP – W | Tube of 150 | SNJ54LV165AW | SNJ54LV165AW |
| | LCCC - FK | Tube of 55 | SNJ54LV165AFK | SNJ54LV165AFK |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS402J - APRIL 1998 - REVISED DECEMBER 2004

description/ordering information (continued)


Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/\overline{LD} is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/\overline{LD} is held high. The parallel inputs to the register are enabled while SH/\overline{LD} is held low, independently of the levels of CLK, CLK INH, or SER.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

FUNCTION TABLE


| | INPUT | S | 0050471011 |
|-------|------------|------------|----------------|
| SH/LD | CLK | CLK INH | OPERATION |
| L | Χ | Χ | Parallel load |
| Н | Н | Χ | Q ₀ |
| Н | Χ | Н | Q ₀ |
| Н | L | \uparrow | Shift |
| Н | \uparrow | L | Shift |

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.

typical shift, load, and inhibit sequences



SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SCLS402J - APRIL 1998 - REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | 0.5 V to 7 V |
|--|----------------|
| Input voltage range, V _I (see Note 1) | |
| Voltage range applied to any output in the high-impedance | |
| or power-off state, V _O (see Note 1) | –0.5 V to 7 V |
| Output voltage range, VO (see Notes 1 and 2) | |
| Input clamp current, I _{IK} (V _I < 0) | |
| Output clamp current, I_{OK} ($V_O < 0$) | |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±25 mA |
| Continuous current through V _{CC} or GND | ±50 mA |
| Package thermal impedance, θ _{JA} (see Note 3): D package | 73°C/W |
| (see Note 3): DB package | 82°C/W |
| (see Note 3): DGV package | 120°C/W |
| (see Note 3): NS package | 67°C/W |
| (see Note 3): PW package | 108°C/W |
| (see Note 4): RGY package | 39°C/W |
| Storage temperature range, T _{stq} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



recommended operating conditions (see Note 5)

| | | | SN54L | V165A | SN74L | V165A | |
|-------|------------------------------------|--|----------------------|---------------------|---------------------|---------------------|------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| VCC | Supply voltage | | 2 | 5.5 | 2 | 5.5 | V |
| | | V _{CC} = 2 V | 1.5 | | 1.5 | | |
| \ \/ | Lligh lovel input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | V _{CC} ×0.7 | | $V_{CC} \times 0.7$ | | V |
| VIH | High-level input voltage | $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ | $V_{CC} \times 0.7$ | | $V_{CC} \times 0.7$ | | V |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | $V_{CC} \times 0.7$ | | $V_{CC} \times 0.7$ | | |
| | | V _{CC} = 2 V | | 0.5 | | 0.5 | |
| \/ | Low-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | $V_{CC} \times 0.3$ | | $V_{CC} \times 0.3$ | V |
| VIL | Low-level input voltage | $V_{CC} = 3 V \text{ to } 3.6 V$ | | $V_{CC} \times 0.3$ | | $V_{CC} \times 0.3$ | V |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | $V_{CC} \times 0.3$ | | $V_{CC} \times 0.3$ | |
| ٧I | Input voltage | | 0 | 5.5 | 0 | 5.5 | V |
| VO | Output voltage | | 0 / | Vcc | 0 | VCC | V |
| | | V _{CC} = 2 V | S | -50 | | -50 | μΑ |
| | High lovel output ourrent | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 90 | -2 | | -2 | |
| ЮН | High-level output current | $V_{CC} = 3 V \text{ to } 3.6 V$ | Q | -6 | | -6 | mA |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | -12 | | -12 | |
| | | V _{CC} = 2 V | | 50 | | 50 | μΑ |
| | Low lovel output ourrent | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 2 | | 2 | |
| lOL | Low-level output current | $V_{CC} = 3 V \text{ to } 3.6 V$ | | 6 | | 6 | mA |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | 12 | | 12 | |
| | | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 200 | | 200 | |
| Δt/Δν | Input transition rise or fall rate | $V_{CC} = 3 V \text{ to } 3.6 V$ | | 100 | | 100 | ns/V |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | 20 | | 20 | |
| TA | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| 242445752 | TEST SOMBITIONS | ., | SN54 | LV165A | | SN74 | LV165A | 1 | |
|------------------|---|--------------|----------------------|--------|------|----------------------|--------|------|------|
| PARAMETER | TEST CONDITIONS | VCC | MIN | TYP I | MAX | MIN | TYP | MAX | UNIT |
| | I _{OH} = -50 μA | 2 V to 5.5 V | V _{CC} -0.1 | | | V _{CC} -0.1 | | | |
| V | $I_{OH} = -2 \text{ mA}$ | 2.3 V | 2 | | | 2 | | | ., |
| Voн | I _{OH} = -6 mA | 3 V | 2.48 | | | 2.48 | | | V |
| | I _{OH} = -12 mA | 4.5 V | 3.8 | 14 | | 3.8 | | | |
| | I _{OL} = 50 μA | 2 V to 5.5 V | | KI | 0.1 | | | 0.1 | |
| V | I _{OL} = 2 mA | 2.3 V | | Q | 0.4 | | | 0.4 | V |
| VOL | I _{OL} = 6 mA | 3 V | \$ | 5 | 0.44 | | | 0.44 | V |
| | I _{OL} = 12 mA | 4.5 V | 90 | | 0.55 | | | 0.55 | |
| lį | V _I = 5.5 V or GND | 0 to 5.5 V | Q' | | ±1 | | | ±1 | μΑ |
| Icc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 20 | | | 20 | μΑ |
| l _{off} | V_I or $V_O = 0$ to 5.5 V | 0 | | | 5 | | | 5 | μΑ |
| Ci | V _I = V _{CC} or GND | 3.3 V | | 1.7 | | _ | 1.7 | | pF |

SN54LV165A, SN74LV165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SCLS402J - APRIL 1998 - REVISED DECEMBER 2004

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

| | | | T _A = 1 | 25°C | SN54LV | /165A | SN74L\ | /165A | |
|----------------|-----------------|----------------------------|--------------------|------|--------|-------|--------|-------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| _ | Dulas direction | CLK high or low | 8.5 | | 9 | | 9 | | |
| t _W | Pulse duration | SH/LD low | 11 | | 13 | 3 | 13 | | ns |
| | | SH/LD high before CLK↑ | 7 | | 8.5 | NA | 8.5 | | |
| ١. | Catus time | SER before CLK↑ | 8.5 | | 9.5 | N. A. | 9.5 | | |
| tsu | Setup time | CLK INH before CLK↑ | 7 | | 7. | | 7 | | ns |
| | | Data before SH/LD↑ | 11.5 | | 12 | | 12 | | |
| | | SER data after CLK↑ | -1 | | 00 | | 0 | | |
| th | Hold time | Parallel data after SH/LD↑ | 0 | | 0.5 | | 0.5 | | ns |
| | | SH/LD high after CLK↑ | 0 | | 0 | | 0 | | |

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| | | | T _A = 1 | 25°C | SN54L | /165A | SN74L | /165A | |
|-----------------|-----------------|----------------------------|--------------------|------|-------|-------|-------|-------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| | Delega demotion | CLK high or low | 6 | | 7 | | 7 | | |
| t _W | Pulse duration | SH/LD low | 7.5 | | 9 | 7 | 9 | | ns |
| | | SH/LD high before CLK↑ | 5 | | 6 | NA | 6 | | |
| | Oathur Cara | SER before CLK↑ | 5 | | 6 | N. W. | 6 | | |
| t _{su} | Setup time | CLK INH before CLK↑ | 5 | | 5/ | | 5 | | ns |
| | | Data before SH/LD↑ | 7.5 | | 8.5 | | 8.5 | | |
| | | SER data after CLK↑ | 0 | | 00 | | 0 | | |
| th | Hold time | Parallel data after SH/LD↑ | 0.5 | | 0.5 | | 0.5 | | ns |
| | | SH/LD high after CLK↑ | 0 | | 0 | | 0 | | |

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| | | | $T_A = 2$ | 25°C | SN54L | V165A | SN74L\ | /165A | |
|----------------|-----------------|----------------------------|-----------|------|-------|-------|--------|-------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| _ | Dulas direction | CLK high or low | 4 | | 4 | | 4 | | |
| t _W | Pulse duration | SH/LD low | 5 | | 6 | 2 | 6 | | ns |
| | | SH/LD high before CLK↑ | 4 | | 4 | Z | 4 | | |
| ١. | Catum time | SER before CLK↑ | 4 | | 4 | BA | 4 | | |
| tsu | Setup time | CLK INH before CLK↑ | 3.5 | | 3.5 | | 3.5 | | ns |
| | | Data before SH/LD↑ | 5 | | 55 | | 5 | | |
| | | SER data after CLK↑ | 0.5 | | 0.5 | | 0.5 | | |
| th | Hold time | Parallel data after SH/LD↑ | 1 | | Q 1 | | 1 | | ns |
| | | SH/LD high after CLK↑ | 0.5 | | 0.5 | | 0.5 | | |

SCLS402J - APRIL 1998 - REVISED DECEMBER 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

| DADAMETER | FROM | то | LOAD | T, | _A = 25°C | ; | SN54L | V165A | SN74L\ | /165A | LINUT |
|-----------------|---------|---------------------------|------------------------|-----|---------------------|-------|-------|-------|--------|-------|-------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | | C _L = 15 pF | 50* | 80* | | 45* | | 45 | | MHz |
| fmax | | | C _L = 50 pF | 40 | 65 | | 35 | 14 | 35 | | IVIHZ |
| | CLK | | | | 12.2* | 19.8* | 1* | 22* | 1 | 22 | |
| t _{pd} | SH/LD | Q_H or \overline{Q}_H | C _L = 15 pF | | 13.1* | 21.5* | 1*,4 | 23.5* | 1 | 23.5 | ns |
| | Н | | | | 12.9* | 21.7* | 15 | 24* | 1 | 24 | |
| | CLK | | | | 15.3 | 23.3 | Q1 | 26 | 1 | 26 | |
| t _{pd} | SH/LD | Q_H or \overline{Q}_H | C _L = 50 pF | | 16.1 | 25.1 | Q 1 | 28 | 1 | 28 | ns |
| | Н | | | | 15.9 | 25.3 | 1 | 28 | 1 | 28 | |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| DADAMETER | FROM | то | LOAD | T, | 4 = 25°C | ; | SN54L | /165A | SN74L | /165A | |
|------------------|---------|---------------------------|------------------------|-----|----------|-------|-------|-------|-------|-------|--------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | | C _L = 15 pF | 65* | 115* | | 55* | | 55 | | NAL 1- |
| f _{max} | | | C _L = 50 pF | 60 | 90 | | 50 | 151 | 50 | | MHz |
| | CLK | | | | 8.6* | 15.4* | 1* | 18* | 1 | 18 | |
| t _{pd} | SH/LD | Q_H or \overline{Q}_H | C _L = 15 pF | | 9.1* | 15.8* | 1*_4 | 18.5* | 1 | 18.5 | ns |
| · | Н | | | | 8.9* | 14.1* | 10 | 16.5* | 1 | 16.5 | |
| | CLK | | | | 10.9 | 14.9 | Q1 | 16.9 | 1 | 16.9 | |
| t _{pd} | SH/LD | Q_H or \overline{Q}_H | C _L = 50 pF | | 11.3 | 19.3 | Ø 1 | 22 | 1 | 22 | ns |
| | Н | | | | 11.1 | 17.6 | 1 | 20 | 1 | 20 | |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| | FROM | то | LOAD | T | Δ = 25°C | ; | SN54L | V165A | SN74L\ | /165A | |
|------------------|---------|---------------------------|------------------------|------|----------|------|----------------|-------|--------|-------|---------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | | C _L = 15 pF | 110* | 165* | | 90* | 4 | 90 | | N 41 1- |
| f _{max} | | | C _L = 50 pF | 95 | 125 | | 85 | TEL | 85 | | MHz |
| | CLK | | | | 6* | 9.9* | 1* | 11.5* | 1 | 11.5 | |
| t _{pd} | SH/LD | Q_H or \overline{Q}_H | C _L = 15 pF | | 6* | 9.9* | 1*,4 | 11.5* | 1 | 11.5 | ns |
| • | Н | | | | 6* | 9* | 1* | 10.5* | 1 | 10.5 | |
| | CLK | | | | 7.7 | 11.9 |) [| 13.5 | 1 | 13.5 | |
| ^t pd | SH/LD | Q_H or \overline{Q}_H | C _L = 50 pF | | 7.7 | 11.9 | Q 1 | 13.5 | 1 | 13.5 | ns |
| | Н | | | | 7.6 | 11 | 1 | 12.5 | 1 | 12.5 | |


^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

operating characteristics, T_A = 25°C

| | PARAMETER | TEST CO | VCC | TYP | UNIT | |
|------------|-------------------------------|------------------------|------------|-------|------|----|
| C . | Dower discination conscitones | C. 50 pF | f 40 MH- | 3.3 V | 36.1 | ۲ |
| Cpd | Power dissipation capacitance | $C_L = 50 \text{ pF},$ | f = 10 MHz | 5 V | 37.5 | pF |



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpz and tpzH are the same as ten.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







i.com 25-Feb-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp (3) |
|------------------|-----------------------|-----------------|--------------------|------|----------------|----------------------------|------------------|--|
| SN74LV165AD | ACTIVE | SOIC | D | 16 | 40 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LV165ADBR | ACTIVE | SSOP | DB | 16 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LV165ADGVR | ACTIVE | TVSOP | DGV | 16 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |
| SN74LV165ADR | ACTIVE | SOIC | D | 16 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LV165ANSR | ACTIVE | SO | NS | 16 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LV165APW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LV165APWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LV165APWT | ACTIVE | TSSOP | PW | 16 | 250 | Pb-Free (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |
| SN74LV165ARGYR | ACTIVE | QFN | RGY | 16 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1YEAR |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pp-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



D (R-PDSO-G16)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BB.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated