

# Video Difference Amplifier

## **FEATURES**

- Differential or Single-Ended Gain Block (Adjustable)
- -3dB Bandwidth,  $A_V = \pm 2$ : 80MHz
- Slew Rate: 500V/µs
- Low Cost
- Output Current: ±50mA
- Settling Time: 180ns to 0.1%
- CMRR at 10MHz: > 40dB
- Differential Gain Error: 0.2%
- Differential Phase Error: 0.08°
- Single 5V Operation
- Drives Cables Directly
- Output Shutdown

## **APPLICATIONS**

- Line Receivers
- Video Signal Processing
- Cable Drivers
- Oscillators
- Tape and Disc Drive Systems

### DESCRIPTION

The LT $^{\odot}$ 1193 is a video difference amplifier optimized for operation on  $\pm 5V$  and a single 5V supply. This versatile amplifier features uncommitted high input impedance (+) and (–) inputs, and can be used in differential or single-ended configurations. Additionally, a second set of inputs give gain adjustment and DC control to the differential amplifier.


The LT1193's high slew rate,  $500V/\mu s$ , wide bandwidth, 80MHz, and  $\pm 50mA$  output current make it ideal for driving cables directly. The shutdown feature reduces the power dissipation to a mere 15mW and allows multiple amplifiers to drive the same cable.

The LT1193 is available in 8-pin PDIP and SO packages.

**17**, LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION

Cable Sense Amplifier for Loop Through Connections with DC Adjust






## **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

| (11010-1)   |
|---|
| Total Supply Voltage (V + to V -) 18V             |
| Differential Input Voltage $\pm$ 6V               |
| Input Voltage ±V <sub>S</sub>                     |
| Output Short-Circuit Duration (Note 2) Continuous |
| Operating Temperature Range                       |
| LT1193M ( <b>OBSOLETE</b> )55°C to 125°C          |
| LT1193C0°C to 70°C                                |
| Maximum Temperature150°C                          |
| Storage Temperature Range65°C to 150°C            |
| Lead Temperature (Soldering, 10 sec)300°C         |
|   |

## PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

**ELECTRICAL CHARACTERISTICS**  $V_S = \pm 5V$ ,  $V_{REF} = 0V$ ,  $R_{FB1} = 900\Omega$  from Pins 6 to 8,  $R_{FB2} = 100\Omega$  from Pin 8 to ground,  $R_L = R_{FB1} + R_{FB2} = 1k$  (Note 3),  $T_A = 25^{\circ}C$ ,  $C_L \le 10pF$ , Pin 5 open circuit, unless otherwise noted.

| SYMBOL                          | PARAMETER                    | CONDITIONS  | MIN                 | LT1193M/0       | MAX        | UNITS              |
|---------------------------------|------------------------------|---|---------------------|-----------------|------------|--------------------|
| V <sub>OS</sub>                 | Input Offset Voltage         | Both Inputs (Note 4) All Packages   |                     | 2               | 12         | mV                 |
| I <sub>0S</sub>                 | Input Offset Current         | Either Input  |                     | 0.2             | 3          | μА                 |
| I <sub>B</sub>                  | Input Bias Current           | Either Input  |                     | ±0.5            | ±3.5       | μA                 |
| e <sub>n</sub>                  | Input Noise Voltage          | f <sub>O</sub> = 10kHz  |                     | 50              |            | nV/√Hz             |
| i <sub>n</sub>                  | Input Noise Current          | $f_0 = 10kHz$   |                     | 4               |            | pA/√Hz             |
| R <sub>IN</sub>                 | Input Resistance             | Either Input  |                     | 100             |            | kΩ                 |
| C <sub>IN</sub>                 | Input Capacitance            | Either Input  |                     | 2               |            | pF                 |
| V <sub>IN(LIM)</sub>            | Input Voltage Limit          | (Note 5)  |                     | 1.3             |            | V                  |
|                                 | Input Voltage Range          |   | -2.5                |                 | 3.5        | V                  |
| CMRR                            | Common Mode Rejection Ratio  | V <sub>CM</sub> = -2.5V to 3.5V   | 60                  | 75              |            | dB                 |
| PSRR                            | Power Supply Rejection Ratio | $V_S = \pm 2.375 \text{V to } \pm 8 \text{V}$   | 60                  | 75              |            | dB                 |
| V <sub>OUT</sub>                | Output Voltage Swing         | $V_S = \pm 5V, R_L = 1k$<br>$V_S = \pm 8V, R_L = 1k$<br>$V_S = \pm 8V, R_L = 100\Omega$ | ±3.8<br>±6.8<br>6.4 | ±4<br>±7<br>6.6 |            | V<br>V<br>V        |
| G <sub>E</sub>                  | Gain Error                   | $V_0 = \pm 3V$ , $R_L = 1k$<br>$R_L = 100\Omega$  |                     | 0.1<br>0.1      | 1.0<br>1.2 | % %                |
| SR                              | Slew Rate                    | $V_0 = \pm 2V$ , $R_L = 300\Omega$ (Notes 6, 11)  | 350                 | 500             |            | V/µs               |
| FPBW                            | Full-Power Bandwidth         | $V_0 = 6V_{P-P}$ (Note 7)   | 18.5                | 26.5            |            | MHz                |
| BW                              | Small-Signal Bandwidth       |   |                     | 9               |            | MHz                |
| t <sub>r</sub> , t <sub>f</sub> | Rise Time, Fall Time         | $A_V = 50, V_0 = \pm 1.5V, 20\% \text{ to } 80\% \text{ (Note } 11)$                    | 110                 | 160             | 210        | ns                 |
| t <sub>PD</sub>                 | Propagation Delay            | $R_L$ = 1k, $V_0$ = ±125mV, 50% to 50%  |                     | 15              |            | ns                 |
|                                 | Overshoot                    | $V_0 = \pm 50 \text{mV}$  |                     | 0               |            | %                  |
| $\overline{t_s}$                | Settling Time                | 3V Step, 0.1% (Note 8)  |                     | 180             |            | ns                 |
| Diff A <sub>V</sub>             | Differential Gain            | $R_L = 150\Omega$ , $A_V = 2$ (Note 9)  |                     | 0.2             |            | %                  |
| Diff Ph                         | Differential Phase           | $R_L = 150\Omega$ , $A_V = 2$ (Note 9)  |                     | 0.08            |            | Deg <sub>P-P</sub> |

# **ELECTRICAL CHARACTERISTICS** $V_S = \pm 5V$ , $V_{REF} = 0V$ , $R_{FB1} = 900\Omega$ from Pins 6 to 8, $R_{FB2} = 100\Omega$ from Pin 8 to ground, $R_L = R_{FB1} + R_{FB2} = 1k$ (Note 3), $T_A = 25^{\circ}C$ , $C_L \le 10pF$ , Pin 5 open circuit, unless otherwise noted.

|                   |                         |   |     | LT1193M/0 | )   |       |
|-------------------|-------------------------|---|-----|-----------|-----|-------|
| SYMBOL            | PARAMETER               | CONDITIONS  | MIN | TYP       | MAX | UNITS |
| I <sub>S</sub>    | Supply Current          |   |     | 35        | 43  | mA    |
|                   | Shutdown Supply Current | Pin 5 at V <sup>-</sup>                                   |     | 1.3       | 2   | mA    |
| I <sub>SHDN</sub> | Shutdown Pin Current    | Pin 5 at V <sup>-</sup>                                   |     | 20        | 50  | μΑ    |
| t <sub>ON</sub>   | Turn On Time            | Pin 5 from V <sup>-</sup> to Ground, R <sub>L</sub> = 1k  |     | 300       |     | ns    |
| t <sub>OFF</sub>  | Turn Off Time           | Pin 5 from Ground to V <sup>-</sup> , R <sub>L</sub> = 1k |     | 200       |     | ns    |

# $V_S^+ = 5V,\ V_S^- = 0V,\ V_{REF} = 2.5V,\ R_{FB1} = 900\Omega\ from\ Pins\ 6\ to\ 8,\ R_{FB2} = 100\Omega\ from\ Pin\ 8\ to\ V_{REF},\ R_L = R_{FB1} + R_{FB2} = 1k\ (Note\ 3),\ T_A = 25^\circ C,\ C_L \le 10pF,\ Pin\ 5\ open\ circuit,\ unless\ otherwise\ noted.$

|                   |                             |                              |                       |     | LT1193M/ | C    |       |
|-------------------|-----------------------------|------------------------------|-----------------------|-----|----------|------|-------|
| SYMBOL            | PARAMETER                   | CONDITIONS                   |                       | MIN | TYP      | MAX  | UNITS |
| V <sub>OS</sub>   | Input Offset Voltage        | Both Inputs (Note 4) All P   | ackages               |     | 3        | 15   | mV    |
| I <sub>OS</sub>   | Input Offset Current        | Either Input                 | Either Input          |     | 0.2      | 3    | μА    |
| I <sub>B</sub>    | Input Bias Current          | Either Input                 | Either Input          |     | ±0.5     | ±3.5 | μА    |
|                   | Input Voltage Range         |                              |                       | 2   |          | 3.5  | V     |
| CMRR              | Common Mode Rejection Ratio | V <sub>CM</sub> = 2V to 3.5V |                       | 55  | 70       |      | dB    |
| V <sub>OUT</sub>  | Output Voltage Swing        | $R_L = 100\Omega$ to Ground  | V <sub>OUT</sub> High | 3.6 | 3.8      |      | V     |
|                   |                             |                              | V <sub>OUT</sub> Low  |     | 0.25     | 0.4  | V     |
| SR                | Slew Rate                   | V <sub>0</sub> = 1V to 3V    | •                     |     | 250      |      | V/µs  |
| BW                | Small-Signal Bandwidth      |                              |                       |     | 8        |      | MHz   |
| Is                | Supply Current              |                              |                       |     | 32       | 40   | mA    |
|                   | Shutdown Supply Current     | Pin 5 at V <sup>-</sup>      |                       |     | 1.3      | 2    | mA    |
| I <sub>SHDN</sub> | Shutdown Pin Current        | Pin 5 at V <sup>-</sup>      |                       |     | 20       | 50   | μА    |

The ullet denotes the specificatons which apply over the full operating temperature range of  $-55^{\circ}C \le T_A \le 125^{\circ}C$ .  $V_S = \pm 5V$ ,  $V_{REF} = 0V$ ,  $R_{FB1} = 900\Omega$  from Pins 6 to 8,  $R_{FB2} = 100\Omega$  from Pin 8 to ground,  $R_L = R_{FB2} = 1k$  (Note 3),  $C_L \le 10pF$ , Pin 5 open circuit, unless otherwise noted.

|                          |                              |                                       |   |      | LT1193M |      |       |
|--------------------------|------------------------------|---------------------------------------|---|------|---------|------|-------|
| SYMBOL                   | PARAMETER                    | CONDITIONS                            |   | MIN  | TYP     | MAX  | UNITS |
| V <sub>OS</sub>          | Input Offset Voltage         | N8 Package                            | • |      | 2       | 16   | mV    |
| $\Delta V_{0S}/\Delta T$ | Input V <sub>OS</sub> Drift  |                                       | • |      | 20      |      | μV/°C |
| I <sub>OS</sub>          | Input Offset Current         |                                       | • |      | 0.8     | 5    | μА    |
| I <sub>B</sub>           | Input Bias Current           |                                       | • |      | ±1      | ±5.5 | μА    |
|                          | Input Voltage Range          |                                       | • | -2.5 |         | 3.5  | V     |
| CMRR                     | Common Mode Rejection Ratio  | $V_{CM} = -2.5V \text{ to } 3.5V$     | • | 53   | 70      |      | dB    |
| PSRR                     | Power Supply Rejection Ratio | $V_S = \pm 2.375V \text{ to } \pm 5V$ | • | 53   | 70      |      | dB    |
| V <sub>OUT</sub>         | Output Voltage Swing         | R <sub>L</sub> = 1k                   | • | 3.6  | 4       |      | V     |
|                          |                              | $V_S = \pm 8V, R_L = 100\Omega$       | • | 6    | 6.5     |      |       |
| G <sub>E</sub>           | Gain Error                   | $V_0 = \pm 3V, R_L = 1k$              | • |      | 0.2     | 1.2  | %     |
| I <sub>S</sub>           | Supply Current               |                                       | • |      | 35      | 43   | mA    |
|                          | Shutdown Supply Current      | Pin 5 at V <sup>-</sup> (Note 10)     | • |      | 1.3     | 2.2  | mA    |
| I <sub>SHDN</sub>        | Shutdown Pin Current         | Pin 5 at V <sup>-</sup>               | • |      | 20      |      | μА    |



# **ELECTRICAL CHARACTERISTICS**

The ullet denotes the specificatons which apply over the full operating temperature range of  $0^{\circ}\text{C} \leq \text{T}_{A} \leq 70^{\circ}\text{C}$ .  $\text{V}_{S} = \pm 5\text{V}$ ,  $\text{V}_{REF} = 0\text{V}$ ,  $\text{R}_{FB1} = 900\Omega$  from Pins 6 to 8,  $\text{R}_{FB2} = 100\Omega$  from Pin 8 to ground,  $\text{R}_{L} = \text{R}_{FB1} + \text{R}_{FB2} = 1\text{k}$  (Note 3),  $\text{C}_{L} \leq 10\text{pF}$ , Pin 5 open circuit, unless otherwise noted.

| SYMBOL                   | PARAMETER                    | CONDITIONS                            |   | MIN        | LT1193C<br>TYP | MAX      | UNITS    |
|--------------------------|------------------------------|---------------------------------------|---|------------|----------------|----------|----------|
| V <sub>0S</sub>          | Input Offset Voltage         | N8 Package<br>SO-8 Package            | • |            | 2              | 14<br>20 | mV<br>mV |
| $\Delta V_{OS}/\Delta T$ | Input V <sub>OS</sub> Drift  |                                       | • |            | 20             |          | μV/°C    |
| I <sub>OS</sub>          | Input Offset Current         |                                       | • |            | 0.2            | 3.5      | μА       |
| I <sub>B</sub>           | Input Bias Current           |                                       | • |            | ±0.5           | ±4       | μА       |
|                          | Input Voltage Range          |                                       | • | -2.5       |                | 3.5      | V        |
| CMRR                     | Common Mode Rejection Ratio  | $V_{CM} = -2.5V \text{ to } 3.5V$     | • | 55         | 70             |          | dB       |
| PSRR                     | Power Supply Rejection Ratio | $V_S = \pm 2.375V \text{ to } \pm 5V$ | • | 55         | 70             |          | dB       |
| V <sub>OUT</sub>         | Output Voltage Swing         | $R_L = 1k$<br>$R_L = 100\Omega$       | • | 3.7<br>6.2 | 4<br>6.6       |          | V        |
| G <sub>E</sub>           | Gain Error                   | $V_0 = \pm 3V, R_L = 1k$              | • |            | 0.2            | 1.2      | %        |
| Is                       | Supply Current               |                                       | • |            | 35             | 43       | mA       |
|                          | Shutdown Supply Current      | Pin 5 at V <sup>-</sup> (Note 10)     | • |            | 1.3            | 2.1      | mA       |
| I <sub>SHDN</sub>        | Shutdown Pin Current         | Pin 5 at V <sup>-</sup>               | • |            | 20             |          | μА       |

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.

**Note 3:** When  $R_L$  = 1k is specified, the load resistor is  $R_{FB1}$  +  $R_{FB2}$ , but when  $R_L$  = 100 $\Omega$  is specified, then an additional 100 $\Omega$  is added to the output.

**Note 4:**  $V_{OS}$  measured at the output (Pin 6) is the contribution from both input pair, and is input referred.

**Note 5:**  $V_{IN}$  LIM is the maximum voltage between  $-V_{IN}$  and  $+V_{IN}$  (Pin 2 and Pin 3) for which the output can respond.

**Note 6:** Slew rate is measured between  $\pm 2V$  on the output, with a  $\pm 1V$  input step,  $A_V = 3$ .

**Note 7:** Full-power bandwidth is calculated from the slew rate measurement:

FPBW =  $SR/2\pi V_P$ .

**Note 8:** Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985.

Note 9: NTSC (3.58MHz).


**Note 10:** See Applications section for shutdown at elevated temperatures. Do not operate the shutdown above  $T_J > 125^{\circ}C$ .

**Note 11:** AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).




# TYPICAL PERFORMANCE CHARACTERISTICS







#### **Input Bias Current** vs Temperature




#### **Common Mode Voltage** vs Supply Voltage




#### **Equivalent Input Noise Voltage** vs Frequency




#### **Equivalent Input Noise Current** vs Frequency




**Supply Current vs Supply Voltage** 




#### **Shutdown Supply Current** vs Temperature



#### **Gain Error vs Temperature**




#### **Open-Loop Gain vs Temperature**



## TYPICAL PERFORMANCE CHARACTERISTICS

LT1193 • TPC16




LT1193 • TPC17




LT1193 • TPC18


## TYPICAL PERFORMANCE CHARACTERISTICS



#### Slew Rate vs Temperature 900 800 -SLEW RATE SLEW RATE (V/µs) 700 600 +SLEW RATE 500 $V_S = \pm 5V$ †T<sub>A</sub> = 25°C 400 $R_L = 1k$ $V_0 = \pm 2V$ 300 \_50 -25 0 50 100 125 25 75 TEMPERATURE (°C) LT1193 • TPC20




**Large-Signal Transient Response** 




 $A_V = 2$ ,  $R_L = 150\Omega$ ,  $R_{FB} = 300\Omega$ ,  $R_G = 300\Omega$ 

Small-Signal Transient Response



 $A_V = -10$ , SMALL-SIGNAL RISE TIME = 43ns

**Small-Signal Transient Response** 



 $\label{eq:AV} \begin{aligned} &\text{A}_{\text{V}} = 2, \ \text{R}_{\text{FB}} = 300\Omega, \ \text{R}_{\text{G}} = 300\Omega, \\ &\text{OVERSHOOT} = 25\%, \ \text{RISE TIME} = 4.7 \text{ns} \end{aligned}$ 

## APPLICATIONS INFORMATION

The LT1193 is a video difference amplifier which has two uncommitted high input impedance (+) and (–) inputs. The amplifier has one set of inputs that can be used for reference and feedback. Additionally, this set of inputs give gain adjust and DC control to the differential amplifier. The voltage gain of the LT1193 is set like a conventional operational amplifier. Feedback is applied to Pin 8 and it is optimized for gains of 2 or greater. The amplifier can be operated single-ended by connecting either the (+) or (–) inputs to +/REF, Pin 1. The voltage gain is set by the resistors:  $(R_{FB} + R_G)/R_G$ .


The primary usefulness of the LT1193 is in converting high speed differential signals to a single-ended output. The amplifier has common mode rejection beyond 50MHz

and a full-power bandwidth of 40MHz at  $4V_{P-P}$ . Like the single-ended case, the differential voltage gain is set by the external resistors:  $(R_{FB} + R_G)/R_G$ . The maximum input differential signal for which the output will respond is approximately  $\pm 1.3V$ .


#### **Power Supply Bypassing**

The LT1193 is quite tolerant of power supply bypassing. In some applications a  $0.1\mu F$  ceramic disc capacitor placed 1/2 inch from the amplifier is all that is required. A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance,  $R_1=1k$ .






#### **No Supply Bypass Capacitors**



 $A_V = 10$ , IN DEMO BOARD,  $R_L = 1k$ 


In many applications and those requiring good settling time it is important to use multiple bypass capacitors. A 0.1  $\mu F$  ceramic disc in parallel with a 4.7  $\mu F$  tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at 1V/DIV, when amplified to 10 mV/DIV the settling time to 10 mV is 347 ns for the 0.1  $\mu F$  bypass; the time drops to 96 ns with multiple bypass capacitors.

#### **Settling Time Poor Bypass**



#### **Settling Time Good Bypass**

SUPPLY BYPASS CAPACITORS = 0.1 µF



#### **Operating With Low Closed-Loop Gains**


The LT1193 has been optimized for closed-loop gains of 2 or greater; the frequency response illustrates the obtainable closed-loop bandwidths. For a closed-loop gain of 2 the response peaks about 2dB. Peaking can be minimized by keeping the feedback elements below  $1k\Omega$ , and can be eliminated by placing a capacitor across the feedback resistor, (feedback zero). This peaking shows up as time domain overshoot of about 40%. With the feedback capacitor it is eliminated.

#### **Cable Terminations**


The LT1193 video difference amplifier has been optimized as a low cost cable driver. The  $\pm 50$ mA guaranteed output current enables the LT1193 to easily deliver 7.5V<sub>P-P</sub> into




#### **Closed-Loop Voltage Gain vs Frequency**



#### **Closed-Loop Voltage Gain vs Frequency**




#### **Small-Signal Transient Response**




 $100\Omega$ , while operating on  $\pm 5V$  supplies and gains > 3. On a single 5V supply, the LT1193 can swing  $2.6V_{P-P}$  for gains  $\geq 2$ .

#### **Small-Signal Transient Response**




 $A_V = 2$  WITH 8pF FEEDBACK CAPACITOR RISE TIME = 3.75ns,  $R_{FB} = 1$ k,  $R_G = 1$ k

#### **Double Terminated Cable Driver**



#### **Closed-Loop Voltage Gain vs Frequency**



When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With single termination, the cable must be terminated at the receiving end (75 $\Omega$  to ground) to absorb unwanted energy. The best performance can be obtained by double termination (75 $\Omega$  in series with the output of the amplifier, and 75 $\Omega$  to ground at the other end of the cable). This




termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2, or 6dB. The cable driver has a -3dB bandwidth of 80MHz while driving a  $150\Omega$  load.

#### **Using the Shutdown Feature**

The LT1193 has a unique feature that allows the amplifier to be shut down for conserving power or for multiplexing several amplifiers onto a common cable. The amplifier will shut down by taking Pin 5 to V<sup>-</sup>. In shutdown, the amplifier dissipates 15mW while maintaining a true high impedance output state of  $15k\Omega$  in parallel with the feedback resistors. The amplifiers may be connected inverting, noninverting or differential for MUX applications. When the output is loaded with as little as  $1k\Omega$  from the amplifier's feedback resistors, the amplifier shuts off in 200ns. This shutoff can be under the control of HC CMOS operating between 0V and -5V.

#### **Output Shutdown**



1MHz SINE WAVE GATED OFF WITH SHUTDOWN PIN, Av = 3, R<sub>FB</sub> = 1k, R<sub>G</sub> =  $500\Omega$ 

The ability to maintain shutoff is shown on the curve Shutdown Supply Current vs Temperature in the Typical Performance Characteristics section. At very high elevated temperatures it is important to hold the SHDN pin close to the negative supply to keep the supply current from increasing.

### **Murphy Circuits**


There are several precautions the user should take when using the LT1193 in order to realize its full capability. Although the LT1193 can drive a 30pF in gains as low as 2,

isolating the capacitance with  $10\Omega$  can be helpful. Precautions primarily have to do with driving large capacitive loads.

Other precautions include:


- 1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
- 2. Do not use high source impedances. The input capacitance of 2pF, and  $R_S = 10k$  for instance, will give an 8MHz 3dB bandwidth.
- 3. PC board socket may reduce stability.
- 4. A feedback resistor of 1k or lower reduces the effects of stray capacitance at the inverting input. (For instance, closed-loop gain of  $\pm 2$  can use  $R_{FB}=300\Omega$  and  $R_G=300\Omega$ .)

#### **Driving Capacitive Load**



 $A_V = 2$ , IN DEMO BOARD,  $C_L = 30$ pF,  $R_{FB} = 1$ k,  $R_G = 1$ k

#### **Driving Capacitive Load**




 $A_V = 2$ , IN DEMO BOARD,  $C_L = 30pF$ WITH  $10\Omega$  ISOLATING RESISTOR


LT1193 • TA15




#### **Murphy Circuits**



An Unterminated Cable Is a Large Capacitive Load




A 1X Scope Probe Is a Large Capacitive Load




A Scope Probe on the Inverting Input Reduces Phase Margin


# SIMPLIFIED SCHEMATIC




## PACKAGE DESCRIPTION




#### N8 Package 8-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510)





#### S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)



## RELATED PARTS

| PART NUMBER | DESCRIPTION          | COMMENTS                                  |
|-------------|----------------------|---|
| LT1194      | Video Difference Amp | A <sub>V</sub> = 10 Version of the LT1193 |

<sup>\*</sup>THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)