

MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V_{DD}	Power Supply Voltage	– 0.3 to 7.0	V
V_{IN}	Input Voltage	– 0.3 * to 7.0	V
$V_{I/O}$	Input/Output Voltage	– 0.5 to $V_{DD} + 0.5$	V
P_D	Power Dissipation	0.6	W
T_{solder}	Soldering Temperature (10 s)	260	°C
T_{strg}	Storage Temperature	– 55 to 150	°C
T_{opr}	Operating Temperature	0 to 70	°C

* – 3.0 V when measured at a pulse width of 30 ns

DC RECOMMENDED OPERATING CONDITIONS (Ta = 0° to 70°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.2	–	$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage	– 0.3 *	–	0.8	V
V_{DH}	Data Retention Supply Voltage	2.0	–	5.5	V

* – 3.0 V when measured at a pulse width of 30 ns

DC CHARACTERISTICS (Ta = 0° to 70°C, $V_{DD} = 5 V \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION			MIN	TYP	MAX	UNIT
I _{IL}	Input Leakage Current	V _{IN} = 0 V to V _{DD}			–	–	± 1.0	μA
I _{LO}	Output Leakage Current	C _E = V _{IH} or R/W = V _{IL} or $\overline{O\!E}$ = V _{IH} V _{OUT} = 0 V to V _{DD}			–	–	± 1.0	μA
I _{OH}	Output High Current	V _{OH} = 2.4 V			– 1.0	–	–	mA
I _{OL}	Output Low Current	V _{OL} = 0.4 V			2.1	–	–	mA
I _{DDO 1}	Operating Current	C _E = V _{IL} R/W = V _{IH} , I _{OUT} = 0 mA Other Inputs = V _{IH} /V _{IL}	T _{cycle}	70 ns	–	–	110	mA
				85 ns, 100 ns	–	–	100	
				1 μs	–	15	–	
I _{DDO 2}		C _E = 0.2 V R/W = V _{DD} – 0.2 V, I _{OUT} = 0 mA Other Inputs = V _{DD} – 0.2 V/0.2 V	T _{cycle}	70 ns	–	–	100	mA
				85 ns, 100 ns	–	–	90	
				1 μs	–	10	–	
I _{DDS 1}	Standby Current	C _E = V _{IH}			–	–	3	mA
I _{DDS 2}		C _E = V _{DD} – 0.2 V, Ta = 0° to 70°C V _{DD} = 2.0 to 5.5 V			–	–	100	μA

CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C_{IN}	Input Capacitance	$V_{IN} = \text{GND}$	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = \text{GND}$	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

OPERATING MODE

MODE	$\overline{CE}$	$\overline{OE}$	R/W	$\overline{LB}$	$\overline{UB}$	I/O1 to I/O8	I/O9 to I/O16	POWER
Read	L	L	H	L	L	Output	Output	I_{DDO}
				H	L	High-Z	Output	I_{DDO}
				L	H	Output	High-Z	I_{DDO}
Write	L	x	L	L	L	Input	Input	I_{DDO}
				H	L	High-Z	Input	I_{DDO}
				L	H	Input	High-Z	I_{DDO}
Output Deselect	L	H	H	x	x	High-Z	High-Z	I_{DDO}
	L	x	x	H	H			
Standby	H	x	x	x	x	High-Z	High-Z	I_{DDs}

x = don't care
H = logic high
L = logic low

AC CHARACTERISTICS AND OPERATING CONDITIONS ($T_a = 0^\circ \text{ to } 70^\circ\text{C}$, $V_{DD} = 5 \text{ V} \pm 10\%$)

READ CYCLE

SYMBOL	PARAMETER	TC554161FTL						UNIT
		-70		-85		-10		
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	70	–	85	–	100	–	ns
t _{ACC}	Address Access Time	–	70	–	85	–	100	
t _{CO}	Chip Enable Access Time	–	70	–	85	–	100	
t _{OE}	Output Enable Access Time	–	35	–	45	–	50	
t _{BA}	Data Byte Control Access Time	–	35	–	45	–	50	
t _{OH}	Output Data Hold Time	10	–	10	–	10	–	
t _{COE}	Chip Enable Low to Output Active	10	–	10	–	10	–	
t _{OEE}	Output Enable Low to Output Active	5	–	5	–	5	–	
t _{BE}	Data Byte Control Low to Output Active	5	–	5	–	5	–	
t _{OD}	Chip Enable High to Output High-Z	–	25	–	30	–	35	
t _{ODO}	Output Enable High to Output High-Z	–	25	–	30	–	35	
t _{BD}	Data Byte Control High to Output High-Z	–	25	–	30	–	35	

WRITE CYCLE

SYMBOL	PARAMETER	TC554161FTL						UNIT
		-70		-85		-10		
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{WC}	Write Cycle Time	70	–	85	–	100	–	ns
t _{WP}	Write Pulse Width	50	–	55	–	60	–	
t _{CW}	Chip Enable to End of Write	60	–	70	–	80	–	
t _{BW}	Data Byte Control to End of Write	50	–	55	–	60	–	
t _{AS}	Address Setup Time	0	–	0	–	0	–	
t _{WR}	Write Recovery Time	0	–	0	–	0	–	
t _{DS}	Data Setup Time	30	–	35	–	40	–	
t _{DH}	Data Hold Time	0	–	0	–	0	–	
t _{OE_W}	R/W High to Output Active	5	–	5	–	5	–	
t _{OD_W}	R/W Low to Output High-Z	–	25	–	30	–	35	

AC TEST CONDITIONS

Output load: 100 pF + one TTL gate

Input pulse level: 0.6 V, 2.4 V


Timing measurements: 1.5 V

Reference level: 1.5 V


t_R , t_F : 5 ns

TIMING DIAGRAMS


READ CYCLE (See Note 1)




WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)



WRITE CYCLE 2 ($\overline{CE}$ CONTROLLED) (See Note 4)



WRITE CYCLE 3 ($\overline{UB}$, $\overline{LB}$ CONTROLLED) (See Note 4)




Note: (1) R/W remains HIGH for the read cycle.

- (2) If $\overline{CE}$ goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If $\overline{CE}$ goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If $\overline{OE}$ is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.

DATA RETENTION CHARACTERISTICS (Ta = 0° to 70°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	–	5.5	V
I_{DDS2}	Standby Current	$V_{DH} = 3.0\text{ V}$	–	50	μA
		$V_{DH} = 5.5\text{ V}$	–	100	
t_{CDR}	Chip Deselect to Data Retention Mode Time	0	–	–	nS
t_R	Recovery Time	5	–	–	mS




$\overline{\text{CE}}$ CONTROLLED DATA RETENTION MODE



Note: When $\overline{\text{CE}}$ is operating at the V_{IH} level (2.2 V), the standby current is given by I_{DDS1} during the transition of V_{DD} from 4.5 to 2.4 V.

PACKAGE DIMENSIONS (TSOP54-P-400)

Units in mm



Weight: 0.55 g (typ)