

Extremely Low Power/Voltage CMOS SRAM 32K X 8 bit

BS62XV256

■ FEATURES

- Extremely low operation voltage: 1.2V ~ 2.4V
- Extremely low power consumption :

Vcc = 1.5V 10mA (Max.) write current

0.5mA (Max.) read current

0.002uA (Typ.) CMOS standby current

Vcc = 2.2V 15mA (Max.) write current

0.8mA (Max.) read current 0.005uA (Typ.) CMOS standby current

• High speed access time :

-25 250ns (Max.)

- Input levels are CMOS-compatible
- Automatic power down when chip is deselected
- Three state outputs
- Fully static operation
- Data retention supply voltage as low as 1.2V
- Easy expansion with CE and OE options
- All I/O pins are 3.3V tolerant

■ DESCRIPTION

The BS62XV256 is a high performance, extremely low power CMOS Static Random Access Memory organized as 32,768 words by 8 bits and operates from an extremely low range of 1.2V to 2.4V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.002uA and maximum access time of 250ns in 1.5V operation.

Easy memory expansion is provided by an active LOW chip enable (\overline{CE}) , and active LOW output enable (\overline{OE}) and three-state output drivers.


The BS62XV256 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.


The BS62XV256 is available in the JEDEC standard 28 pin 330mil Plastic SOP, and 8mmx13.4mm TSOP (normal type).

■ PRODUCT FAMILY


				P	OWER DISS	IPATION		
PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED	(ICCSB1 May) (ICC May)				PKG TYPE
FAIVILY	TEMPERATURE	RANGE	(ns)	Vcc= 2.2V	Vcc= 1.5V	Vcc= 2.2V	Vcc= 1.5V	ITPE
BS62XV256SC	+0°C to +70°C	1.2V ~ 2.4V	250					SOP-28
BS62XV256TC	1 +0 * C 10 +70 * C	1.20 ~ 2.40	250	0.10uA	0.08uA	15mA	10mA	TSOP-28
BS62XV256SI	-40°C to +85°C	1.2V ~ 2.4V	250					SOP-28
BS62XV256TI	7 -40 10 10 +65 10	1.20 ~ 2.40	230	0.30uA	0.20uA	15mA	10mA	TSOP-28

■ PIN CONFIGURATIONS





■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A14 Address Input	These 15 address input select one of the 32768 x 8-bit words in the RAM
CE Chip Enable Input	CE is active LOW. Chip enables must be active to read from or write to the device. If chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
DQ0 – DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	WE	CE	ŌĒ	I/O OPERATION	Vcc CURRENT
Not selected	Х	Н	Х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	Н	L	Н	High Z	I _{cc}
Read	Н	L	L	Dout	I _{cc}
Write	L	L	Х	DIN	I _{cc}

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.0	V
TBIAS	Temperature Under Bias	-40 to +125	°C
Тѕтс	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	W
IOUT	DC Output Current	20	mA

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc		
Commercial	0°C to +70°C	1.2V ~ 2.4V		
Industrial	-40 ° C to +85 ° C	1.2V ~ 2.4V		

■ CAPACITANCE ⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

^{1.} This parameter is guaranteed and not tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾			-0.5		0.3Vcc	V
VIH	Guaranteed Input High Voltage ⁽²⁾			0.7Vcc	1	Vcc+0.2	V
lı∟	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc				1	uA
loL	Output Leakage Current	$Vcc = Max, \overline{CE} = V_{IH}, \text{ or } \overline{OE} = V_{IH}, V_{IO} = 0V \text{ to } Vcc$				1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 1mA				0.3	V
Voн	Output High Voltage	Vcc = Min, Iон = -0.5mA		1.2			V
Icc	Operating Power Supply	$\overline{CE} = V_{IL}$, $I_{DQ} = 0$ mA, $F = Fmax^{(3)}$	Vcc=1.5V			10	mA
icc	Current	CE = VIL, IDQ = UIIIA, F = FIIIAX	Vcc=2.2V			15	IIIA
looop	Standby Power Supply	CE = V _{IH} , I _{DQ} = 0mA	Vcc=1.5V			0.5	mA
ICCSB	Current	CE = VIH, IDQ = OTTA	Vcc=2.2V			1	IIIA
Iccep4	Power Down Supply	$\overline{\sf CE} \ \ge \ {\sf Vcc} ext{-}0.2{\sf V},$	Vcc=1.5V		0.002	0.08	
ICCSB1	Current	$V_{\text{IN}} \geq \text{Vcc} \text{-} 0.2 \text{V} \text{or} $			0.005	0.10	uA


^{1.} Typical characteristics are at TA = 25°C.

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V_{DR}	Vcc for Data Retention	$\begin{array}{ c c c c }\hline CE & \geq & Vcc - 0.2V \\ VIN & \geq & Vcc - 0.2V \text{ or VIN } \leq & 0.2V \end{array}$	1.2			V
I _{CCDR}	Data Retention Current	$\begin{array}{ c c c c }\hline CE & \geq & Vcc - 0.2V \\ VIN & \geq & Vcc - 0.2V \text{ or VIN } \leq & 0.2V \end{array}$		0.002	0.08	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0		-1	ns
t _R	Operation Recovery Time	Coo Rolondon Wavoloini	T _{RC} (2)			ns

^{1.} Vcc = 1.5V, $T_A = +25^{\circ}C$

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE Controlled)



^{2.} These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

^{3.} Fmax = $1/t_{RC}$.


^{2.} t_{RC} = Read Cycle Time



■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS



■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
$\times\!\!\times\!\!\times$	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
\longrightarrow	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF"STATE

■ AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	ON BS62XV256-25 MIN. TYP. MAX.		UNIT	
t	t _{rc}	Read Cycle Time	250	1		ns
t _{avqv}	t _{AA}	Address Access Time			250	ns
t _{ELQV}	t _{ACS}	Chip Select Access Time			250	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid			150	ns
t _{ELQX}	t _{cLZ}	Chip Select to Output Low Z	15			ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z	10	-		ns
t _{EHQZ}	t _{cHZ}	Chip Deselect to Output in High Z	0		40	ns
t _{GHQZ}	t _{oHZ}	Output Disable to Output in High Z	0	-	35	ns
t _{AXOX}	t _{он}	Output Disable to Output Address Change	10	-		ns

^{1.} Typical characteristics are at Vcc = 1.5V, $T_A = 25$ °C.




■ SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE1 (1,2,4)



READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)



- 1. WE is high for read Cycle.
- 2. Device is continuously selected when $\overline{\text{CE}}$ = V_{IL}.
- 3. Address valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- $4.\overline{OE} = V_{IL}$.
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




■ AC ELECTRICAL CHARACTERISTICS (over the operating range) WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		BS62XV256-25 MIN. TYP. MAX.		UNIT
t _{AVAX}	t _{wc}	Write Cycle Time	250			ns
t _{E1LWH}	t _{cw}	Chip Select to End of Write	250			ns
t _{AVWL}	t _{AS}	Address Set up Time	0			ns
t _{avwh}	t _{aw}	Address Valid to End of Write	250			ns
t _{wLWH}	t _{wP}	Write Pulse Width	150			ns
t _{whax}	t _{wr}	Write Recovery Time (CE, WE)	0			ns
t _{wLoz}	t _{wHz}	Write to Output in High Z			40	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	100			ns
t _{whox}	t _{DH}	Data Hold from Write Time	0			ns
t _{GHOZ}	t _{oHZ}	Output Disable to Output in High Z	0		40	ns
t _{whqx}	t _{ow}	End ot Write to Output Active	5			ns


^{1.} Typical characteristics are at Vcc = 1.5V, $T_A = 25$ °C.

■ SWITCHING WAVEFORMS (WRITE CYCLE) WRITE CYCLE1 (1)






WRITE CYCLE2 (1,6)




- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. TWR is measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- If the CE low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low $(\overline{OE} = V_{IL})$.
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- If CE is low during this period, DQ pins are in the output state. Then the data input signals of
 opposite phase to the outputs must not be applied to them.
- 10. Transition is measured \pm 500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Tow is measured from the later of $\overline{\text{CE}}$ going low to the end of write.



■ ORDERING INFORMATION



■ PACKAGE DIMENSIONS




STANBOL	INCH(BASE)	MM(REF.)
Α	0.112(MAX)	2.845(MAX)
A1	0.004(MIN)	0.102(MIN)
A2	0.098±0.005	2.489±0.127
ь	0.016(TYP)	0.406(TYP)
С	0.010(TYP)	0.254(TYP)
D	0.713±0.005	18.110±0.127
Ε	0.331±0.005	8.407±0.127
E1	0.465±0.012	11.811±0.305
e	0.050(TYP)	1.270(TYP)
L	0.036±0.008	0.914±0.203
L1	0.067±0.008	1.702±0.203
s	0.047(MAX)	1.194(MAX)
у	0.004(MAX)	0.102(MAX)
θ	0*-10*	0*-10*
		•

R0201-BS62XV256 1-8 Revision 1.0 March 2000



■ PACKAGE DIMENSIONS (continued)



SYNDOL	INCH(BASE)	MM(REF.)
Α	0.047(MAX)	1.20(MAX)
A1	0.004±0.002	0.10±0.05
A2	0.039±0.002	1.00±0.05
ь	0.008(TYP)	0.20(TYP)
С	0.006(TYP)	0.15(TYP)
Db	0.465±0.004	11.80±0.10
Ε	0.315±0.004	8.00±0.10
е	0.022(TYP)	0.55(TYP)
D	0.528±0.008	13.40±0.20
L	0.020±0.004	0.50±0.10
L1	0.0315±0.004	0.80±0.10
у	0.004(MAX)	0.102(MAX)
θ	0°-5°	0°-5°

TSOP-28



This page is left blank intentionally.



Ultra Low Power/Voltage CMOS SRAM 32K X 8 bit

BS62UV256

■ FEATURES

• Ultra low operation voltage: 1.2V ~ 2.4V

• Ultra low power consumption :

Vcc = 2.0V 15mA (Max.) write current 0.8mA (Max.) read current

0.005uA (Typ.) CMOS standby current

Vcc = 3.3V 20mA (Max.) write current 1.0mA (Max.) read current

0.01uA (Typ.) CMOS standby current

High speed access time :

-15 150ns (Max.)

• Input levels are CMOS-compatible

• Automatic power down when chip is deselected

• Three state outputs

• Fully static operation

• Data retention supply voltage as low as 1.5V

• Easy expansion with CE and OE options

• All I/O pins are 3.3V tolerant

■ DESCRIPTION

The BS62UV256 is a high performance, ultra low power CMOS Static Random Access Memory organized as 32,768 words by 8 bits and operates from an ultra low range of 1.8V to 3.6V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.005uA and maximum access time of 150ns in 2V operation.

Easy memory expansion is provided by an active LOW chip enable $(\overline{\text{CE}})$, and active LOW output enable $(\overline{\text{OE}})$ and three-state output drivers.


The BS62UV256 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.


The BS62UV256 is available in the JEDEC standard 28 pin 330mil Plastic SOP, and 8mmx13.4mm TSOP (normal type).

■ PRODUCT FAMILY


				Р	OWER DISS	SIPATION		
PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED	STAN (ICCSB	IDBY 1, Max)		ating _{Max)}	PKG TYPE
FAIVILY	TEMPERATURE	RANGE	(ns)	Vcc= 3.3V	Vcc= 2.0V	Vcc= 3.3V	Vcc= 2.0V	ITPE
BS62UV256SC	+0°C to +70°C	1.8V ~ 3.6V	150					SOP-28
BS62UV256TC	1 +0 * C 10 +70 * C	1.00 ~ 3.00	150	0.15uA	0.1uA	20mA	15mA	TSOP-28
BS62UV256SI	-40°C to +85°C	1.8V ~ 3.6V	150					SOP-28
BS62UV256TI	7 -40 10 10 +65 10	1.00 ~ 3.00	130	0.4uA	0.3uA	20mA	15mA	TSOP-28

■ PIN CONFIGURATIONS





■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A14 Address Input	These 15 address input select one of the 32768 x 8-bit words in the RAM
CE Chip Enable Input	CE is active LOW. Chip enables must be active to read from or write to the device. If chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
DQ0 – DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	WE	CE	ŌĒ	I/O OPERATION	Vcc CURRENT
Not selected	Χ	Н	Х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	Н	L	Н	High Z	I _{cc}
Read	Н	L	L	Dout	I _{cc}
Write	L	L	Х	DIN	I _{cc}

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.0	V
TBIAS	TBIAS Temperature Under Bias		°C
Тѕтс	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation		W
IOUT	DC Output Current	20	mA

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to +70°C	1.8V ~ 3.6V
Industrial	-40 ° C to +85 ° C	1.8V ~ 3.6V

■ CAPACITANCE ⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

^{1.} This parameter is guaranteed and not tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS	TEST CONDITIONS		TYP. (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾			-0.5		0.3Vcc	V
ViH	Guaranteed Input High Voltage ⁽²⁾			0.7Vcc		Vcc+0.2	V
lı∟	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc				1	uA
loL	Output Leakage Current	$ \begin{array}{c} \text{Vcc} = \text{Max}, \overline{\text{CE}} = \text{V}_{\text{IH}}, \text{or} \overline{\text{OE}} = \text{V}_{\text{IH}}, \\ \text{V}_{\text{I/O}} = \text{OV to Vcc} \end{array} $				1	uA
VoL	Output Low Voltage	Vcc = Max, I _{OL} = 1mA				0.4	V
Voн	Output High Voltage	Vcc = Min, I _{OH} = -0.5mA		1.6			V
loo	Operating Power Supply	$\overline{CE} = V_{IL}, I_{DQ} = 0mA, F = Fmax^{(3)}$	Vcc=2.0V			15	mΛ
lcc	Current	CE = VIL, IDQ = UIIIA, F = FIIIAX	Vcc=3.3V			20	mA
loop	Standby Power Supply	CE = V _{IH} , I _{DQ} = 0mA	Vcc=2.0V			0.5	mA
Iccsb	Current	OE = VIH, IDQ = UITIA	Vcc=3.3V			1.0] "IA
loop.	Power Down Supply	$\overline{\sf CE} \ \ge \ {\sf Vcc} ext{-}0.2{\sf V},$	Vcc=2.0V		0.005	0.10	
Iccs _{B1}	Current	$V_{IN} \ge Vcc - 0.2V \text{ or } V_{IN} \le 0.2V$	Vcc=3.3V		0.01	0.15	uA


^{1.} Typical characteristics are at TA = 25°C.

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V_{DR}	Vcc for Data Retention		1.5			V
I _{CCDR}	Data Retention Current	$ \overline{CE} \; \geq \; Vcc \; -0.2V $ $ VIN \; \geq \; Vcc \; -0.2V \; or \; VIN \; \leq \; 0.2V $		0.005	0.1	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0		1	ns
t _R	Operation Recovery Time	Coo Rotorida Wavoloiiii	T _{RC} (2)			ns

^{1.} Vcc = 1.5V, $T_A = +25^{\circ}C$

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE Controlled)



^{2.} These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

^{3.} Fmax = $1/t_{RC}$.


^{2.} t_{RC} = Read Cycle Time



■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS



■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
$\times\!\!\times\!\!\times$	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
\longrightarrow	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF"STATE

■ AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS62UV256-15 MIN. TYP. MAX.		UNIT	
t _{AVAX}	t _{rc}	Read Cycle Time	150	1		ns
t _{avqv}	t _{AA}	Address Access Time			150	ns
t _{ELQV}	t _{ACS}	Chip Select Access Time			150	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid			100	ns
t _{ELQX}	t _{cLZ}	Chip Select to Output Low Z	10			ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z	10			ns
t _{EHQZ}	t _{cHZ}	Chip Deselect to Output in High Z	0		35	ns
t _{GHQZ}	t _{oHZ}	Output Disable to Output in High Z	0	1	30	ns
t _{AXOX}	t _{он}	Output Disable to Output Address Change	10	1		ns

^{1.} Typical characteristics are at Vcc = 2V, $T_A = 25$ °C.




■ SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE1 (1,2,4)



READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)



- 1. WE is high for read Cycle.
- 2. Device is continuously selected when $\overline{\text{CE}}$ = V_{IL}.
- 3. Address valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- $4.\overline{OE} = V_{IL}$.
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




■ AC ELECTRICAL CHARACTERISTICS (over the operating range) WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		BS62UV256- MIN. TYP.		UNIT
t _{AVAX}	t _{wc}	Write Cycle Time	150			ns
t _{E1LWH}	t _{cw}	Chip Select to End of Write	150			ns
t _{AVWL}	t _{AS}	Address Set up Time				ns
t _{avwh}	t _{aw}	Address Valid to End of Write				ns
t _{wLWH}	t _{wP}	Write Pulse Width				ns
t _{whax}	t _{wr}	Write Recovery Time (CE, WE)				ns
t _{wLoz}	t _{wHz}	Write to Output in High Z			30	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	40			ns
t _{whox}	t _{DH}	Data Hold from Write Time				ns
t _{GHOZ}	t _{oHZ}	Output Disable to Output in High Z			30	ns
t _{whqx}	t _{ow}	End ot Write to Output Active	5			ns


^{1.} Typical characteristics are at Vcc = 2V, $T_A = 25$ °C.

■ SWITCHING WAVEFORMS (WRITE CYCLE) WRITE CYCLE1 (1)






WRITE CYCLE2 (1,6)




- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write. _____
- 3. TWR is measured from the earlier of CE or WE going high at the end of write cycle.
- During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- If CE is low during this period, DQ pins are in the output state. Then the data input signals of
 opposite phase to the outputs must not be applied to them.
- 10. Transition is measured \pm 500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Tow is measured from the later of \overline{CE} going low to the end of write.



■ ORDERING INFORMATION



■ PACKAGE DIMENSIONS




STABOL	INCH(BASE)	MM(REF.)
A	0.112(MAX)	2.845(MAX)
A1	0.004(MIN)	0.102(MIN)
A2	0.098±0.005	2.489±0.127
ь	0.016(TYP)	0.406(TYP)
С	0.010(TYP)	0.254(TYP)
D	0.713±0.005	18.110±0.127
Ε	0.331±0.005	8.407±0.127
E1	0.465±0.012	11.811±0.305
е	0.050(TYP)	1.270(TYP)
L	0.036±0.008	0.914±0.203
L1	0.067±0.008	1.702±0.203
S	0.047(MAX)	1.194(MAX)
у	0.004(MAX)	0.102(MAX)
θ	0°-10°	0°-10°


B


_ _ _ _



■ PACKAGE DIMENSIONS (continued)







DETAIL: A(SCALE 2/1)

TSOP-28

SYMBOL	INCH(BASE)	MM(REF.)
A	0.047(MAX)	1.20(MAX)
A1	0.004±0.002	0.10±0.05
A2	0.039±0.002	1.00±0.05
ь	0.008(TYP)	0.20(TYP)
С	0.006(TYP)	0.15(TYP)
Db	0.465±0.004	11.80±0.10
Ε	0.315±0.004	8.00±0.10
е	0.022(TYP)	0.55(TYP)
D	0.528±0.008	13.40±0.20
L	0.020±0.004	0.50±0.10
L1	0.0315±0.004	0.80±0.10
у	0.004(MAX)	0.102(MAX)
θ	0°-5°	0°-5°



This page is left blank intentionally.



Very Low Power/Voltage CMOS SRAM 32K X 8 bit

BS62LV256

■ FEATURES

• Wide Vcc operation voltage: 2.4V ~ 5.5V

• Very low power consumption :

Vcc = 3.0V 20mA (Max.) write current 1.0mA (Max.) read current

0.01uA (Typ.) CMOS standby current

Vcc = 5.0V 45mA (Max.) write current 2mA (Max.) read current

0.4uA (Typ.) CMOS standby current

• High speed access time :

-7 70ns (Max.)

• Input levels are CMOS-compatible

• Automatic power down when chip is deselected

• Three state outputs

• Fully static operation

• Data retention supply voltage as low as 1.5V

• Easy expansion with CE and OE options

• All I/O pins are 5V tolerant

■ DESCRIPTION

The BS62LV256 is a high performance, very low power CMOS Static Random Access Memory organized as 32,768 words by 8 bits and operates from an very low range of 2.4V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.01uA and maximum access time of 70ns in 3V operation.

Easy memory expansion is provided by an active LOW chip enable (\overline{CE}) , and active LOW output enable (\overline{OE}) and three-state output drivers.


The BS62LV256 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.


The BS62LV256 is available in the JEDEC standard 28 pin 330mil Plastic SOP, and 8mmx13.4mm TSOP (normal type).

■ PRODUCT FAMILY


				POWER DISSIPATION				
PRODUCT OPERATING FAMILY TEMPERATUR		Vcc			STANDBY (ICCSB1, Max)		Operating (Icc, Max)	
FAMILY	TEMPERATURE	RANGE	(ns)	Vcc= 5.0V	Vcc= 3.0V	Vcc= 5.0V	Vcc= 3.0V	TYPE
BS62LV256SC	+0°C to +70°C	2.4V ~ 5.5V	70					SOP-28
BS62LV256TC	1 +0 10 10 +70 10	2.40 ~ 5.50	'0	1uA	0.2uA	45mA	20mA	TSOP-28
BS62LV256SI	-40°C to +85°C	2.4V ~ 5.5V	70					SOP-28
BS62LV256TI	-40 °C 10 +65 °C	2.40 ~ 5.50	'0	2uA	0.4uA	45mA	20mA	TSOP-28

■ PIN CONFIGURATIONS





■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A14 Address Input	These 15 address input select one of the 32768 x 8-bit words in the RAM
CE Chip Enable Input	CE is active LOW. Chip enables must be active to read from or write to the device. If chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
DQ0 – DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	WE	CE	ŌĒ	I/O OPERATION	Vcc CURRENT
Not selected	Х	Н	Х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	Н	L	Н	High Z	I _{cc}
Read	Н	L	L	Dout	I _{cc}
Write	L	L	Х	DIN	I _{cc}

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	VTERM Terminal Voltage with Respect to GND -0.		V
TBIAS	Temperature Under Bias	-40 to +125	°C
Тѕтс	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation		W
IOUT	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to +70°C	2.4V ~ 5.5V
Industrial	-40 ° C to +85 ° C	2.4V ~ 5.5V

■ CAPACITANCE ⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

^{1.} This parameter is guaranteed and not tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C)

PARAMETER NAME	PARAMETER TEST CONDITIONS		MIN.	TYP. (1)	MAX.	UNITS	
VIL	Guaranteed Input Low Voltage ⁽²⁾			-0.5		0.3Vcc	V
Vih	Guaranteed Input High Voltage ⁽²⁾			0.7Vcc		Vcc+0.2	V
lı∟	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc				1	uA
loL	Output Leakage Current	vage Current $Vcc = Max, \overline{CE} = V_{IH}, \text{ or } \overline{OE} = V_{IH}, V_{IO} = 0V \text{ to } Vcc$				1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 2mA				0.4	V
Voн	Output High Voltage	Vcc = Min, Iон = -1mA		2.4			V
Icc	Operating Power Supply	$\overline{CE} = V_{IL}, I_{DQ} = 0mA, F = Fmax^{(3)}$	Vcc=3.0V			20	m Λ
icc	Current	Vcc=5.0V			45	mA	
lanas	Standby Power Supply	OF V I OTA	Vcc=3.0V			1	A
Iccsb	Current	CE = V _{IH} , I _{DQ} = 0mA				2	mA
looop4	Power Down Supply	$\overline{\sf CE} \ge \sf Vcc-0.2V,$			0.01	0.2	
ICCSB1	Current	$V_{\text{IN}} \geq \text{Vcc} \text{-} 0.2 \text{V} \text{or} V_{\text{IN}} \leq 0.2 \text{V}$	Vcc=5.0V		0.4	1.0	uA


^{1.} Typical characteristics are at TA = 25°C.

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V_{DR}	Vcc for Data Retention		1.5			V
I _{CCDR}	Data Retention Current	$ \overline{CE} \; \geq \; Vcc \; -0.2V $ $ VIN \; \geq \; Vcc \; -0.2V \; or \; VIN \; \leq \; 0.2V $		0.01	0.20	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0		1	ns
t _R	Operation Recovery Time	Coo Rotorida Wavoloiiii	T _{RC} (2)			ns

^{1.} Vcc = 1.5V, $T_A = +25^{\circ}C$

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE Controlled)



^{2.} These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

^{3.} Fmax = $1/t_{RC}$.


^{2.} t_{RC} = Read Cycle Time




■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS



■ KEY TO SWITCHING WAVEFORMS



■ AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS MIN.	62LV256 TYP.	-70 MAX.	UNIT
t	t _{rc}	Read Cycle Time	70	1		ns
t _{avqv}	t _{AA}	Address Access Time			70	ns
t _{ELQV}	t _{ACS}	Chip Select Access Time			70	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid			50	ns
t _{ELQX}	t _{cLZ}	Chip Select to Output Low Z	10			ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z	10	1		ns
t _{EHQZ}	t _{cHZ}	Chip Deselect to Output in High Z	0	1	35	ns
t _{GHQZ}	t _{oHZ}	Output Disable to Output in High Z	0	1	30	ns
t _{AXOX}	t _{он}	Output Disable to Output Address Change	10	1		ns

^{1.} Typical characteristics are at Vcc = 3.3V, $T_A = 25$ °C.




■ SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE1 (1,2,4)



READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)



- 1. WE is high for read Cycle.
- 2. Device is continuously selected when $\overline{\text{CE}}$ = V_{IL}.
- 3. Address valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- $4.\overline{OE} = V_{IL}$.
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




■ AC ELECTRICAL CHARACTERISTICS (over the operating range) WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS MIN.	62LV256 TYP.	5-70 MAX.	UNIT
t _{AVAX}	t _{wc}	Write Cycle Time	70			ns
t _{E1LWH}	t _{cw}	Chip Select to End of Write	70			ns
t _{AVWL}	t _{AS}	Address Set up Time	0			ns
t _{avwh}	t _{aw}	Address Valid to End of Write	70			ns
t _{wLWH}	t _{wP}	Write Pulse Width	50			ns
t _{whax}	t _{wr}	Write Recovery Time (CE, WE)	0			ns
t _{wLoz}	t _{wHz}	Write to Output in High Z			30	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	40			ns
t _{whox}	t _{DH}	Data Hold from Write Time	0			ns
t _{GHOZ}	t _{oHZ}	Output Disable to Output in High Z	0		30	ns
t _{whqx}	t _{ow}	End ot Write to Output Active	5			ns


^{1.} Typical characteristics are at Vcc = 3.3V, $T_A = 25$ °C.

■ SWITCHING WAVEFORMS (WRITE CYCLE) WRITE CYCLE1 (1)






WRITE CYCLE2 (1,6)




- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write. ____
- 3. TWR is measured from the earlier of CE or WE going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- If the CE low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low $\overline{OE} = V_{IL}$).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- If CE is low during this period, DQ pins are in the output state. Then the data input signals of
 opposite phase to the outputs must not be applied to them.
- 10. Transition is measured \pm 500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Tow is measured from the later of \overline{CE} going low to the end of write.



■ ORDERING INFORMATION



■ PACKAGE DIMENSIONS





	STANBOL	INCH(BASE)	MM(REF.)
	Α	0.112(MAX)	2.845(MAX)
	A1	0.004(MIN)	0.102(MIN)
	A2	0.098±0.005	2.489±0.127
	ь	0.016(TYP)	0.406(TYP)
	С	0.010(TYP)	0.254(TYP)
	D	0.713±0.005	18.110±0.127
	Ε	0.331±0.005	8.407±0.127
B	E1	0.465±0.012	11.811±0.305
	e	0.050(TYP)	1.270(TYP)
	L	0.036±0.008	0.914±0.203
	L1	0.067±0.008	1.702±0.203
	s	0.047(MAX)	1.194(MAX)
	у	0.004(MAX)	0.102(MAX)
	θ	0°-10°	0°-10°


R0201-BS62LV256 Revision 1.0 March 2000



■ PACKAGE DIMENSIONS (continued)







DETAIL: A(SCALE 2/1)

TSOP-28

	SYMBOL	INCH(BASE)	MM(REF.)
	A	0.047(MAX)	1.20(MAX)
	A1	0.004±0.002	0.10±0.05
	A2	0.039±0.002	1.00±0.05
	ь	0.008(TYP)	0.20(TYP)
	С	0.006(TYP)	0.15(TYP)
<u> </u>	DЬ	0.465±0.004	11.80±0.10
	Ε	0.315±0.004	8.00±0.10
	e	0.022(TYP)	0.55(TYP)
<u> </u>	D	0.528±0.008	13.40±0.20
<u>^</u>	L	0.020±0.004	0.50±0.10
<u> </u>	L1	0.0315±0.004	0.80±0.10
	У	0.004(MAX)	0.102(MAX)
	θ	0°-5°	0*-5*



This page is left blank intentionally.