

# 2.5 V to 5.5 V, 400 $\mu$ A, 2-Wire Interface, **Quad Voltage Output, 8-/10-/12-Bit DACs**

# AD5306/AD5316/AD5326\*

#### **FEATURES**

AD5306: 4 Buffered 8-Bit DACs in 16-Lead TSSOP A Version: ±1 LSB INL, B Version: ±0.625 LSB INL AD5316: 4 Buffered 10-Bit DACs in 16-Lead TSSOP A Version: ±4 LSB INL, B Version: ±2.5 LSB INL AD5326: 4 Buffered 12-Bit DACs in 16-Lead TSSOP A Version: ±16 LSB INL, B Version: ±10 LSB INL Low Power Operation: 400 μA @ 3 V, 500 μA @ 5 V 2-Wire (I<sup>2</sup>C<sup>®</sup> Compatible) Serial Interface 2.5 V to 5.5 V Power Supply **Guaranteed Monotonic by Design over All Codes** Power-Down to 90 nA @ 3 V, 300 nA @ 5 V (PD Pin or Bit) **Double-Buffered Input Logic Buffered/Unbuffered Reference Input Options** Output Range: 0 V to V<sub>REF</sub> or 0 V to 2 V<sub>REF</sub>

Power-On Reset to 0 V Simultaneous Update of Outputs (LDAC Pin) **Software Clear Facility Data Readback Facility** On-Chip Rail-to-Rail Output Buffer Amplifiers Temperature Range -40°C to +105°C

#### **APPLICATIONS**

**Portable Battery-Powered Instruments Digital Gain and Offset Adjustment Programmable Voltage and Current Sources Programmable Attenuators Industrial Process Control** 


#### **GENERAL DESCRIPTION**

The AD5306/AD5316/AD5326 are guad 8-, 10-, and 12-bit buffered voltage output DACs in a 16-lead TSSOP that operate from a single 2.5 V to 5.5 V supply, consuming 500 µA at 3 V. Their on-chip output amplifiers allow rail-to-rail output swing with a slew rate of 0.7 V/µs. A 2-wire serial interface that operates at clock rates up to 400 kHz is used. This interface is SMBus compatible at  $V_{DD}$  < 3.6 V. Multiple devices can be placed on the same bus.

Each DAC has a separate reference input that can be configured as buffered or unbuffered. The outputs of all DACs may be updated simultaneously using the asynchronous LDAC input. The parts incorporate a power-on reset circuit, which ensures that the DAC outputs power up to 0 V and remain there until a valid write to the device takes place. There is also a software clear function that clears all DACs to 0 V. The parts contain a power-down feature that reduces the current consumption of the device to 300 nA @ 5 V (90 nA @ 3 V).

All three parts are offered in the same pinout, which allows users to select the amount of resolution appropriate for their application without redesigning their circuit board.

#### FUNCTIONAL BLOCK DIAGRAM



\*Protected by U.S. Patent Numbers 5,969,657 and 5,684,481.

#### REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703

© 2003 Analog Devices, Inc. All rights reserved.

# $\begin{array}{l} \textbf{AD5306/AD5316/AD5326-SPECIFICATIONS} \\ \text{GND; } \textbf{C}_{L} = 200 \text{ pF to GND; all specifications } \textbf{T}_{\text{MIN}} \text{ to } \textbf{T}_{\text{MAX}}, \text{ unless otherwise noted.)} \end{array} \\ \text{($V_{DD} = 2.5$ V to 5.5$ V; $V_{REF} = 2$ V; $R_{L} = 2$ k$\Omega$ to $0.5$ V; $V_{REF} = 2$ V; $R_{L} = 2$ k$\Omega$ to $0.5$ V; $V_{REF} = 2$ V; $V_{REF} =$

Parameter <sup>1</sup>	Min	A Versio	on <sup>2</sup> Max	Min	B Versio	on² Max	Unit	Conditions/Comments
		-JP			-JP			
DC PERFORMANCE <sup>3, 4</sup> AD5306								
Resolution		8			8		Bits	
Relative Accuracy		±0.15	±1		±0.15	±0.625	LSB	
Differential Nonlinearity		±0.13	±0.25		±0.02	±0.025	LSB	Guaranteed Monotonic by
Differential Trommeurey		±0.02	20.23		_0.02	20.23	Lob	Design over All Codes
AD5316								
Resolution		10			10		Bits	
Relative Accuracy		±0.5	$\pm 4$		±0.5	±2.5	LSB	
Differential Nonlinearity		$\pm 0.05$	±0.5		$\pm 0.05$	$\pm 0.5$	LSB	Guaranteed Monotonic by
AD5326								Design over All Codes
Resolution		12			12		Bits	
Relative Accuracy		±2	±16		±2	±10	LSB	
Differential Nonlinearity		±0.2	±1		±0.2	±1	LSB	Guaranteed Monotonic by
,								Design over All Codes
Offset Error		±5	±60		±5	±60	mV	$V_{\rm DD} = 4.5 \text{ V}, \text{ Gain} = 2; \text{ See}$
								Figures 2 and 3
Gain Error		$\pm 0.3$	$\pm 1.25$		$\pm 0.3$	±1.25	% of FSR	$V_{\rm DD} = 4.5 \text{ V}, \text{ Gain} = 2; \text{ See}$
-								Figures 2 and 3
Lower Deadband <sup>5</sup>		10	60		10	60	mV	See Figure 2; lower deadband
								exists only if offset error is
-								negative.
Upper Deadband⁵		10	60		10	60	mV	See Figure 3; upper deadband
								exists only if $V_{REF} = V_{DD}$ and
000 7 7 106							4.500.00	offset plus gain error is positive
Offset Error Drift <sup>6</sup>		-12			-12		ppm of FSR/°C	
Gain Error Drift <sup>6</sup>		-5			<b>-</b> 5		ppm of FSR/°C	
DC Power Supply Rejection Ratio <sup>6</sup>		60			60		dr.	A37 - 1100/
DC Crosstalk <sup>6</sup>		-60 200			-60 200		dB μV	$\Delta V_{DD} = \pm 10\%$ $R_L = 2 \text{ k}\Omega \text{ to GND or } V_{DD}$
		200			200		μν	KL = 2 K22 to GIVD of VDD
DAC REFERENCE INPUTS <sup>6</sup>								
V <sub>REF</sub> Input Range	1		$V_{ m DD}$	1		$V_{ m DD}$	V	Buffered Reference Mode
	0.25		$ m V_{DD}$	0.25		$V_{ m DD}$	V	Unbuffered Reference Mode
V <sub>REF</sub> Input Impedance		>10			>10		ΜΩ	Buffered Reference Mode and
	140	100		140	100		10	Power-Down Mode
	148	180		148	180		kΩ	Unbuffered Reference Mode.  0 V to V <sub>REF</sub> Output Range
	74	90		74	90		kΩ	Unbuffered Reference Mode.
	14	90		14	90		K22	0 V to 2 V <sub>REF</sub> Output Range
Reference Feedthrough		-90			-90		dB	Frequency = 10 kHz
Channel-to-Channel Isolation		-75			-75		dB	Frequency = 10 kHz
OUTPUT CHARACTERISTICS <sup>6</sup>		0.001			0.001		3.7	This is a manager of the main immediate
Minimum Output Voltage <sup>7</sup>		0.001			0.001		V	This is a measure of the minimur
Maximum Output Voltage <sup>7</sup>		$V_{DD} - 0$ .	001		$V_{DD} - 0$ .	001	v	and maximum drive capability of the output amplifier.
DC Output Impedance		v <sub>DD</sub> – 0. 0.5	001		v <sub>DD</sub> – 0. 0.5	001	$\Omega$	of the output ampliner.
Short Circuit Current		25			25		mA	$V_{DD} = 5 \text{ V}$
Short Circuit Current		16			16		mA	$V_{DD} = 3 \text{ V}$
Power-Up Time		2.5			2.5		μs	Coming out of Power-Down
rower op rime		2.5			2.3		ļ pas	Mode. $V_{DD} = 5 \text{ V}$
		5			5		μs	Coming out of Power-Down
							'	Mode. $V_{DD} = 3 \text{ V}$
LOGIC INPUTS								
(Excluding SCL, SDA) <sup>6</sup>								
Input Current			±1			±1	μΑ	
V <sub>IL</sub> , Input Low Voltage			0.8			0.8	V V	$V_{DD} = 5 \text{ V} \pm 10\%$
· II) mp at 20 % fortage			0.6			0.6	V	$V_{DD} = 3 \text{ V} \pm 10\%$
			0.5			0.5	V	$V_{DD} = 3.5 \text{ V}$ $V_{DD} = 2.5 \text{ V}$
V <sub>IH</sub> , Input High Voltage	1.7			1.7			v	$V_{DD} = 2.5 \text{ V}$ to 5.5 V; TTL and
VIH, Input High Voltage	1			1			1	
VIII, Input Trigii Voitage								1.8 V CMOS Compatible

-2-REV. C

		A Version	2		B Version	$\mathbf{n}^2$			
Parameter <sup>1</sup>	Min	Typ	Max	Min	Typ	Max	Unit	Conditions/Comments	
LOGIC INPUTS (SCL, SDA) <sup>6</sup>									
V <sub>IH</sub> , Input High Voltage	$0.7~\mathrm{V_{DD}}$		$V_{\rm DD} + 0.3$	$0.7~\mathrm{V_{DD}}$		$V_{\rm DD} + 0.3$	V	SMBus Compatible at $V_{\rm DD}$ < 3.6 V	
V <sub>IL</sub> , Input Low Voltage	-0.3		$0.3~V_{\mathrm{DD}}$	-0.3		$0.3~V_{\mathrm{DD}}$	V	SMBus Compatible at $V_{DD}$ < 3.6 V	
I <sub>IN</sub> , Input Leakage Current			±1			±1	μA		
V <sub>HYST</sub> , Input Hysteresis	$0.05~\mathrm{V_{DD}}$			$0.05 V_{DD}$			V	See TPC 15	
C <sub>IN</sub> , Input Capacitance		8	50		8	50	pF	T	
Glitch Rejection			50			50	ns	Input filtering suppresses noise spikes of less than 50 ns.	
LOGIC OUTPUT (SDA) <sup>6</sup>									
VOL, Output Low Voltage			0.4			0.4	V	$I_{SINK} = 3 \text{ mA}$	
			0.6			0.6	V	$I_{SINK} = 6 \text{ mA}$	
Three-State Leakage Current			±1			±1	μA		
Three-State Output Capacitance		8			8		pF		
POWER REQUIREMENTS									
$V_{ m DD}$	2.5		5.5	2.5		5.5	V		
I <sub>DD</sub> (Normal Mode) <sup>8</sup>								$V_{IH} = V_{DD}$ and $V_{IL} = GND$ . Interface Inactive	
$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$		500	900		500	900	μA	All DACs in Unbuffered Mode.	
V <sub>DD</sub> = 4.5 V to 5.5 V		300	900		300	900	μα	Buffered Mode, extra current	
$V_{DD} = 2.5 \text{ V} \text{ to } 3.6 \text{ V}$		400	750		400	750	μA	is typically x µA per DAC	
							·	where $x = 5 \mu A + V_{REF}/R_{DAC}$ .	
I <sub>DD</sub> (Power-Down Mode)								$V_{IH} = V_{DD}$ and $V_{IL} = GND$ .	
								Interface Inactive	
$V_{\rm DD} = 4.5 \text{ V to } 5.5 \text{ V}$		0.3	1		0.3	1	μΑ	$I_{DD} = 3 \mu A \text{ (Max) during}$	
V 0.5 V 0.6 V		0.00			0.00		,	Readback on SDA	
$V_{\rm DD} = 2.5 \text{ V to } 3.6 \text{ V}$		0.09	1		0.09	1	μA	I <sub>DD</sub> = 1.5 μA (Max) during 0 Readback on SDA	
								Readdack on SDA	

#### NOTES

Specifications subject to change without notice.

# **AC CHARACTERISTICS** 1 ( $V_{DD}=2.5$ V to 5.5 V; $R_L=2$ k $\Omega$ to GND; $C_L=200$ pF to GND; all specifications $T_{MIN}$ to $T_{MAX}$ , unless otherwise noted.)

		A, B Versio	on <sup>3</sup>		
Parameter <sup>2</sup>	Min	Typ	Max	Unit	Conditions/Comments
Output Voltage Settling Time					$V_{REF} = V_{DD} = 5 \text{ V}$
AD5306		6	8	μs	1/4 Scale to 3/4 Scale Change (0x40 to 0xC0)
AD5316		7	9	μs	1/4 Scale to 3/4 Scale Change (0x100 to 0x300)
AD5326		8	10	μs	1/4 Scale to 3/4 Scale Change (0x400 to 0xC00)
Slew Rate		0.7		V/µs	
Major-Code Change Glitch Energy		12		nV-s	1 LSB Change around Major Carry
Digital Feedthrough		0.5		nV-s	
Digital Crosstalk		0.5		nV-s	
Analog Crosstalk		1		nV-s	
DAC-to-DAC Crosstalk		3		nV-s	
Multiplying Bandwidth		200		kHz	$V_{REF} = 2 \text{ V} \pm 0.1 \text{ V} \text{ p-p}$ , Unbuffered Mode
Total Harmonic Distortion		-70		dB	$V_{REF} = 2.5 \text{ V} \pm 0.1 \text{ V} \text{ p-p}, \text{ Frequency} = 10 \text{ kHz}$

#### NOTES

Specifications subject to change without notice.

REV. C -3-

<sup>&</sup>lt;sup>1</sup>See the Terminology section.

<sup>&</sup>lt;sup>2</sup>Temperature range (A, B Version): -40°C to +105°C; typical at +25°C.

<sup>&</sup>lt;sup>3</sup>DC specifications tested with the outputs unloaded.

<sup>&</sup>lt;sup>4</sup>Linearity is tested using a reduced code range: AD5306 (Code 8 to 255); AD5316 (Code 28 to 1023); AD5326 (Code 115 to 4095).

<sup>&</sup>lt;sup>5</sup>This corresponds to x codes. x = deadband voltage/LSB size.

 $<sup>^6\</sup>mbox{Guaranteed}$  by design and characterization; not production tested.

<sup>&</sup>lt;sup>7</sup>For the amplifier output to reach its minimum voltage, offset error must be negative; for the amplifier output to reach its maximum voltage, V<sub>REF</sub> = V<sub>DD</sub> and offset plus gain error must be positive.

 $<sup>^8\</sup>mbox{Interface}$  inactive; all DACs active. DAC outputs unloaded.

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization; not production tested.

<sup>&</sup>lt;sup>2</sup>See the Terminology section.

<sup>&</sup>lt;sup>3</sup>Temperature range (A, B Version): -40°C to +105°C; typical at +25°C.


# TIMING CHARACTERISTICS<sup>1</sup>

(V\_DD = 2.5 V to 5.5 V; all specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}},$  unless otherwise noted.)

Parameter <sup>2</sup>	A, B Version Limit at $T_{MIN}$ , $T_{MAX}$	Unit	Conditions/Comments
$t_1$	2.5	μs min	SCL Cycle Time
$t_2$	0.6	μs min	t <sub>HIGH</sub> , SCL High Time
$t_3$	1.3	μs min	t <sub>LOW</sub> , SCL Low Time
$t_4$	0.6	μs min	t <sub>HD,STA</sub> , Start/Repeated Start Condition Hold Time
$t_5$	100	ns min	t <sub>SU,DAT</sub> , Data Setup Time
$t_6^3$	0.9	μs max	t <sub>HD,DAT</sub> , Data Hold Time
	0	μs min	
$t_7$	0.6	μs min	t <sub>SU,STA</sub> , Setup Time for Repeated Start
$t_8$	0.6	μs min	t <sub>SU,STO</sub> , Stop Condition Setup Time
t <sub>9</sub>	1.3	μs min	t <sub>BUF</sub> , Bus Free Time between a STOP and a START Condition
t <sub>10</sub>	300	ns max	t <sub>R</sub> , Rise Time of SCL and SDA when Receiving
	0	ns min	t <sub>R</sub> , Rise Time of SCL and SDA when Receiving (CMOS Compatible)
t <sub>11</sub>	250	ns max	t <sub>F</sub> , Fall Time of SDA when Transmitting
	0	ns min	t <sub>F</sub> , Fall Time of SDA when Receiving (CMOS Compatible)
	300	ns max	t <sub>F</sub> , Fall Time of SCL and SDA when Receiving
	$20 + 0.1C_{B}^{4}$	ns min	t <sub>F</sub> , Fall Time of SCL and SDA when Transmitting
$t_{12}$	20	ns min	LDAC Pulsewidth
t <sub>13</sub>	400	ns min	SCL Rising Edge to $\overline{\text{LDAC}}$ Rising Edge
$C_B$	400	pF max	Capacitive Load for Each Bus Line

NOTES

Specifications subject to change without notice.



<sup>&</sup>lt;sup>1</sup>ASYNCHRONOUS <u>LDAC</u> UPDATE MODE.

Figure 1. 2-Wire Serial Interface Timing Diagram

-4- REV. C

<sup>&</sup>lt;sup>1</sup>See Figure 1.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design and characterization; not production tested.

<sup>&</sup>lt;sup>3</sup>A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub> min of the SCL signal) in order to bridge the undefined region of SCL's falling edge.

 $<sup>^4</sup>C_B$  is the total capacitance of one bus line in pF.  $t_R$  and  $t_F$  measured between 0.3  $V_{DD}$  and 0.7  $V_{DD}$ .

<sup>&</sup>lt;sup>2</sup>SYNCHRONOUS LDAC UPDATE MODE.

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$ 

Power Dissipation	$1 \cdot 1 \cdot$
$\theta_{IA}$ Thermal Impedance	150.4°C/W
Reflow Soldering	
Peak Temperature	220°C
Time at Peak Temperature	10 sec to 40 sec

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD5306ARU	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5306ARU-REEL7	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5316ARU	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5316ARU-REEL7	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5326ARU	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5326ARU-REEL7	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5306BRU	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5306BRU-REEL	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5306BRU-REEL7	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5316BRU	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5316BRU-REEL	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5316BRU-REEL7	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5326BRU	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5326BRU-REEL	−40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
AD5326BRU-REEL7	-40°C to +105°C	Thin Shrink Small Outline Package (TSSOP)	RU-16

#### CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5306/AD5316/AD5326 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. C –5–

<sup>&</sup>lt;sup>2</sup>Transient currents of up to 100 mA will not cause SCR latch-up.

#### PIN CONFIGURATION



#### PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Function
1	LDAC	Active Low Control Input that Transfers the Contents of the Input Registers to their Respective DAC Registers. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows simultaneous update of all DAC outputs. Alternatively, this pin can be tied permanently low.
2	$V_{ m DD}$	Power Supply Input. These parts can be operated from 2.5 V to 5.5 V and the supply should be decoupled with a 10 $\mu$ F capacitor in parallel with a 0.1 $\mu$ F capacitor to GND.
3	V <sub>OUT</sub> A	Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
4	V <sub>OUT</sub> B	Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
5	V <sub>OUT</sub> C	Buffered Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
6	V <sub>REF</sub> A	Reference Input Pin for DAC A. It may be configured as a buffered or an unbuffered input depending on the state of the BUF bit in the input word to DAC A. It has an input range from $0.25~V$ to $V_{\rm DD}$ in unbuffered mode and from $1~V$ to $V_{\rm DD}$ in buffered mode.
7	V <sub>REF</sub> B	Reference Input Pin for DAC B. It may be configured as a buffered or an unbuffered input depending on the state of the BUF bit in the input word to DAC B. It has an input range from $0.25 \text{ V}$ to $V_{DD}$ in unbuffered mode and from $1 \text{ V}$ to $V_{DD}$ in buffered mode.
8	V <sub>REF</sub> C	Reference Input Pin for DAC C. It may be configured as a buffered or an unbuffered input depending on the state of the BUF bit in the input word to DAC C. It has an input range from $0.25 \text{ V}$ to $V_{DD}$ in unbuffered mode and from $1 \text{ V}$ to $V_{DD}$ in buffered mode.
9	V <sub>REF</sub> D	Reference Input Pin for DAC D. It may be configured as a buffered or an unbuffered input depending on the state of the BUF bit in the input word to DAC D. It has an input range from $0.25 \text{ V}$ to $V_{DD}$ in unbuffered mode and from $1 \text{ V}$ to $V_{DD}$ in buffered mode.
10	PD	Active Low Control Input that Acts as a Hardware Power-Down Option. All DACs go into power-down mode when this pin is tied low. The DAC outputs go into a high impedance state. The current consumption of the part drops to 300 nA @ 5 V (90 nA @ 3 V).
11	V <sub>OUT</sub> D	Buffered Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
12	GND	Ground Reference Point for All Circuitry on the Part.
13	SDA	Serial Data Line. This is used in conjunction with the SCL line to clock data into the 16-bit input shift register. It is a bidirectional open-drain data line that should be pulled to the supply with an external pull-up resistor.
14	SCL	Serial Clock Line. This is used in conjunction with the SDA line to clock data into the 16-bit input shift register. Clock rates of up to 400 kbit/s can be accommodated in the I <sup>2</sup> C compatible interface.
15	A0	Address Input. Sets the LSB of the 7-bit slave address.
16	A1	Address Input. Sets the second LSB of the 7-bit slave address.

-6- REV. C

#### **TERMINOLOGY**

#### Relative Accuracy

For the DAC, relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in LSB, from a straight line passing through the endpoints of the DAC transfer function. Typical INL versus code plots can be seen in TPCs 1, 2, and 3.

#### **Differential Nonlinearity**

Differential nonlinearity (DNL) is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. Typical DNL versus code plots can be seen in TPCs 4, 5, and 6.

#### **Offset Error**

This is a measure of the offset error of the DAC and the output amplifier. It can be positive or negative. See Figures 2 and 3. It is expressed in mV.

#### **Gain Error**

This is a measure of the span error of the DAC. It is the deviation in slope of the actual DAC transfer characteristic from the ideal expressed as a percentage of the full-scale range.

#### Offset Error Drift

This is a measure of the change in offset error with changes in temperature. It is expressed in (ppm of full-scale range)/°C.

#### **Gain Error Drift**

This is a measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range)/°C.

#### DC Power Supply Rejection Ratio (PSRR)

This indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in  $V_{OUT}$  to a change in  $V_{DD}$  for full-scale output of the DAC. It is measured in dB.  $V_{REF}$  is held at 2 V and  $V_{DD}$  is varied  $\pm 10\%$ .

#### DC Crosstalk

This is the dc change in the output level of one DAC at midscale in response to a full-scale code change (all 0s to all 1s and vice versa) and output change of another DAC. It is expressed in  $\mu V$ .

#### Reference Feedthrough

This is the ratio of the amplitude of the signal at the DAC output to the reference input when the DAC output is not being updated (i.e.,  $\overline{\text{LDAC}}$  is high). It is expressed in dB.

#### Channel-to-Channel Isolation

This is the ratio of the amplitude of the signal at the output of one DAC to a sine wave on the reference input of another DAC. It is measured in dB.

#### Major-Code Transition Glitch Energy

Major-code transition glitch energy is the energy of the impulse injected into the analog output when the code in the DAC register changes state. It is normally specified as the area of the glitch in nV-s and is measured when the digital code is changed by 1 LSB at the major carry transition (011 . . . 11 to 100 . . . 00 or 100 . . . 00 to 011 . . . 11).

#### Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of a DAC from the digital input pins of the device when the DAC output is not being updated. It is specified in nV-s and is measured with a worst-case change on the digital input pins, i.e., from all 0s to all 1s or vice versa.

#### **Digital Crosstalk**

This is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of another DAC. It is expressed in nV-s.

#### **Analog Crosstalk**

This is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the DACs with a full-scale code change (all 0s to all 1s and vice versa) while keeping  $\overline{\text{LDAC}}$  high. Then pulse  $\overline{\text{LDAC}}$  low and monitor the output of the DAC whose digital code was not changed. The energy of the glitch is expressed in nV-s.

#### DAC-to-DAC Crosstalk

This is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent output change of another DAC. This includes both digital and analog crosstalk. It is measured by loading one of the DACs with a full-scale code change (all 0s to all 1s and vice versa) with  $\overline{\text{LDAC}}$  low and monitoring the output of another DAC. The energy of the glitch is expressed in nV-s.

#### **Multiplying Bandwidth**

The amplifiers within the DAC have a finite bandwidth. The multiplying bandwidth is a measure of this. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The multiplying bandwidth is the frequency at which the output amplitude falls to 3 dB below the input.

#### **Total Harmonic Distortion**

This is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measure of the harmonics present on the DAC output. It is measured in dB.

REV. C -7-




Figure 2. Transfer Function with Negative Offset






Figure 3. Transfer Function with Positive Offset  $(V_{REF} = V_{DD})$ 

-8- REV. C


# Typical Performance Characteristics—AD5306/AD5316/AD5326




TPC 1. AD5306 Typical INL Plot




TPC 2. AD5316 Typical INL Plot




TPC 3. AD5326 Typical INL Plot




TPC 4. AD5306 Typical DNL Plot




TPC 5. AD5316 Typical DNL Plot




TPC 6. AD5326 Typical DNL Plot



TPC 7. AD5306 INL and DNL  $Error vs. V_{REF}$ 




TPC 8. AD5306 INL and DNL Error vs. Temperature




TPC 9. AD5306 Offset Error and Gain Error vs. Temperature


REV. C –9–




TPC 10. Offset Error and Gain Error vs. V<sub>DD</sub>




TPC 11.  $V_{OUT}$  vs. Source and Sink Current Capability




TPC 12. Supply Current vs. DAC Code




TPC 13. Supply Current vs. Supply Voltage




TPC 14. Power-Down Current vs. Supply Voltage




TPC 15. Supply Current vs. Logic Input Voltage for SDA and SCL Voltage Increasing and Decreasing



TPC 16. Half-Scale Settling (1/4 to 3/4 Scale Code Change)




TPC 17. Power-On Reset to 0 V




TPC 18. Exiting Power-Down to Midscale


–10– REV. C




TPC 19.  $I_{DD}$  Histogram with  $V_{DD} = 3 V$  and  $V_{DD} = 5 V$ 




TPC 20. AD5326 Major-Code Transition Glitch Energy



TPC 21. Multiplying Bandwidth (Small-Signal Frequency Response)



TPC 22. Full-Scale Error vs. V<sub>REF</sub>



TPC 23. DAC-to-DAC Crosstalk

#### **FUNCTIONAL DESCRIPTION**

The AD5306/AD5316/AD5326 are quad resistor-string DACs fabricated on a CMOS process with resolutions of 8, 10, and 12 bits, respectively. Each contains four output buffer amplifiers and is written to via a 2-wire serial interface. They operate from single supplies of 2.5 V to 5.5 V, and the output buffer amplifiers provide rail-to-rail output swing with a slew rate of 0.7 V/ $\mu$ s. Each DAC is provided with a separate reference input, which may be buffered to draw virtually no current from the reference source, or unbuffered to give a reference input range from 0.25 V to  $V_{DD}$ . The devices have a power-down mode in which all DACs may be turned off completely with a high impedance output.

#### Digital-to-Analog Section

The architecture of one DAC channel consists of a resistor-string DAC followed by an output buffer amplifier. The voltage at the  $V_{REF}$  pin provides the reference voltage for the corresponding DAC. Figure 4 shows a block diagram of the DAC architecture. Since the input coding to the DAC is straight binary, the ideal output voltage is given by

$$V_{OUT} = \frac{V_{REF} \times D}{2^N}$$

#### where:

D = decimal equivalent of the binary code that is loaded to the DAC register:

0-255 for AD5306 (8 bits)

0-1023 for AD5316 (10 bits)

0-4095 for AD5326 (12 bits)

N = DAC resolution




Figure 4. Single DAC Channel Architecture

REV. C –11–

#### **Resistor String**

The resistor string section is shown in Figure 5. It is simply a string of resistors, each of value R. The digital code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.

#### **DAC Reference Inputs**

There is a reference pin for each of the four DACs. The reference inputs are buffered but can also be individually configured as unbuffered. The advantage with the buffered input is the high impedance it presents to the voltage source driving it. However, if the unbuffered mode is used, the user can have a reference voltage as low as 0.25 V and as high as  $V_{\rm DD}$  since there is no restriction due to headroom and footroom of the reference amplifier.




Figure 5. Resistor String

If there is a buffered reference in the circuit (e.g., REF192), there is no need to use the on-chip buffers of the AD5306/ AD5316/AD5326. In unbuffered mode, the input impedance is still large at typically 180 k $\Omega$  per reference input for 0 V to  $V_{REF}$  mode and 90 k $\Omega$  for 0 V to 2  $V_{REF}$  mode.

The buffered/unbuffered option is controlled by the BUF bit in the control byte. The BUF bit setting applies to whichever DAC is selected in the pointer byte.

#### **Output Amplifier**

The output buffer amplifier is capable of generating output voltages to within 1 mV of either rail. Its actual range depends on the value of  $V_{REF}$ , GAIN, offset error, and gain error.

If a gain of 1 is selected (GAIN = 0), the output range is 0.001 V to  $V_{\rm REF}$ .

If a gain of 2 is selected (GAIN = 1), the output range is 0.001 V to 2  $V_{REF}$ . Because of clamping, however, the maximum output is limited to  $V_{DD}$  – 0.001 V.

The output amplifier is capable of driving a load of 2 k $\Omega$  to GND or  $V_{DD}$ , in parallel with 500 pF to GND or  $V_{DD}$ . The source and sink capabilities of the output amplifier can be seen in the plot in TPC 11.

The slew rate is 0.7 V/ $\mu$ s with a half-scale settling time to  $\pm 0.5$  LSB (at eight bits) of 6  $\mu$ s.

#### POWER-ON RESET

The AD5306/AD5316/AD5326 are provided with a power-on reset function so that they power up in a defined state. The power-on state is

- Normal operation
- Reference inputs unbuffered
- ullet 0 V to  $V_{REF}$  output range
- Output voltage set to 0 V

Both input and DAC registers are filled with zeros and remain so until a valid write sequence is made to the device. This is particularly useful in applications where it is important to know the state of the DAC outputs while the device is powering up.

#### **SERIAL INTERFACE**

The AD5306/AD5316/AD5326 are controlled via an I<sup>2</sup>C compatible serial bus. These devices are connected to this bus as slave devices (i.e., no clock is generated by the AD5306/AD5316/AD5326 DACs). This interface is SMBus compatible at  $V_{\rm DD}$  < 3.6 V.

The AD5306/AD5316/AD5326 has a 7-bit slave address. The 5 MSB are 00011 and the 2 LSB are determined by the state of the A0 and A1 pins. The facility to make hardwired changes to A0 and A1 allows the user to have up to four of these devices on one bus.

The 2-wire serial bus protocol operates as follows:

- The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address followed by an R/W bit (this bit determines whether data will be read from or written to the slave device).
  - The slave whose address corresponds to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its shift register.
- 2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
- 3. When all data bits have been read or written to, a STOP condition is established. In write mode, the master will pull the SDA line high during the 10th clock pulse to establish a STOP condition. In read mode, the master will issue a No Acknowledge for the ninth clock pulse (i.e., the SDA line remains high). The master will then bring the SDA line low before the 10th clock pulse and then high during the 10th clock pulse to establish a STOP condition.

-12- REV. C

#### Read/Write Sequence

In the case of the AD5306/AD5316/AD5326, all write access sequences and most read sequences begin with the device address (with  $R/\overline{W}=0$ ) followed by the pointer byte. This pointer byte specifies the data format and determines which DAC is being accessed in the subsequent read/write operation. See Figure 6. In a write operation, the data follows immediately. In a read operation, the address is resent with  $R/\overline{W}=1$  and the data is then read back. However, it is also possible to perform a read operation by sending only the address with  $R/\overline{W}=1$ . The previously loaded pointer settings are then used for the readback operation.




Figure 6. Pointer Byte

#### Pointer Byte Bits

The following is an explanation of the individual bits that make up the pointer byte.

X Don't care bits.

LEFT 0: Data written to the device and read from the

device is left-justified.

DOUBLE 0: Data write and readback are done as 2-byte

write/read sequences.

DACD 1: The following data bytes are for DAC D.
DACC 1: The following data bytes are for DAC C.
DACB 1: The following data bytes are for DAC B.
DACA 1: The following data bytes are for DAC A.

#### Input Shift Register

The input shift register is 16 bits wide. Data is loaded into the device as two data bytes on the serial data line, SDA, under the control of the serial clock input, SCL. The timing diagram for this operation is shown in Figure 1. The two data bytes consist of four control bits followed by 8, 10, or 12 bits of DAC data, depending on the device type. The first bits loaded are the control bits: GAIN, BUF,  $\overline{\text{CLR}}$ , and  $\overline{\text{PD}}$ . The remaining bits are left-justified DAC data bits, starting with the MSB. See Figure 7.

GAIN 0: Output range for that DAC set at 0 V to  $V_{REF}$ .

1: Output range for that DAC set at 0 V to 2 V<sub>REF</sub>.

BUF 0: Reference input for that DAC is unbuffered.

1: Reference input for that DAC is buffered.

CLR 0: All DAC registers and input registers are filled with zeros on completion of the write sequence.

1: Normal operation.

PD 0: On completion of the write sequence, all four DACs go into power-down mode. The DAC outputs enter a high impedance state.

1: Normal operation.

#### **Default Readback Conditions**

All pointer byte bits power up to 0. Therefore, if the user initiates a readback without first writing to the pointer byte, no single DAC channel has been specified. In this case, the default readback bits are all 0 except for the  $\overline{CLR}$  bit and the  $\overline{PD}$  bit, which are 1.

#### Multiple-DAC Write Sequence

Because there are individual bits in the pointer byte for each DAC, it is possible to write the same data and control bits to 2, 3, or 4 DACs simultaneously by setting the relevant bits to 1.

#### Multiple-DAC Readback Sequence

If the user attempts to read back data from more than one DAC at a time, the part will read back the power-on condition of GAIN, BUF, and data bits (all 0), and the current state of  $\overline{\text{CLR}}$  and  $\overline{\text{PD}}$ .

#### DATA BYTES (WRITE AND READBACK)

MSB	MOST SIGNIFICANT DATA BYTE  8-BIT AD5306  LS								
GAIN	BUF	CLR	PD	D7	D6	D5	D4		
MSB		10-BIT AD5316							
GAIN	BUF	CLR	PD	D9	D8	D7	D6		
MSB		12-BIT AD5326							
GAIN	BUF	CLR	PD	D11	D10	D9	D8		

	LEAST SIGNIFICANT DATA BYTE								
MSB		8-BIT AD5306							
D3	D2	D2 D1 D0 X X X							
MSB		10-BIT AD5316							
D5	D4	D3	D2	D1	D0	х	Х		
MSB		12-BIT AD5326							
D7	D6								
	•	•				•	•		

Figure 7. Data Formats for Write and Readback


REV. C -13-

#### WRITE OPERATION

When writing to the AD5306/AD5316/AD5326 DACs, the user must begin with an address byte ( $R/\overline{W}=0$ ), after which the DAC will acknowledge that it is prepared to receive data by pulling SDA low. This address byte is followed by the pointer byte, which is also acknowledged by the DAC. Two bytes of data are then written to the DAC, as shown in Figure 8. A STOP condition follows.

#### READ OPERATION

When reading data back from the AD5306/AD5316/AD5326 DACs, the user begins with an address byte ( $R\overline{W}=0$ ), after which the DAC will acknowledge that it is prepared to receive data by pulling SDA low. This address byte is usually followed by the pointer byte, which is also acknowledged by the DAC. Following this, there is a repeated start condition by the master and the address is resent with  $R/\overline{W}=1$ . This is acknowledged by the DAC indicating that it is prepared to transmit data. Two bytes of data are then read from the DAC, as shown in Figure 9. A STOP condition follows.



NOTE: DATA BYTES ARE THE SAME AS THOSE IN THE WRITE SEQUENCE, EXCEPT THAT DON'T CARES ARE READ BACK AS 0s.

Figure 9. Readback Sequence

However, if the master sends an ACK and continues clocking SCL (no STOP is sent), the DAC will retransmit the same two bytes of data on SDA. This allows continuous readback of data from the selected DAC register.

Alternatively, the user may send a START followed by the address with  $R/\overline{W} = 1$ . In this case, the previously loaded pointer settings are used and readback of data can commence immediately.

#### **DOUBLE-BUFFERED INTERFACE**

The AD5306/AD5316/AD5326 DACs have double-buffered interfaces consisting of two banks of registers: input registers and DAC registers. The input registers are connected directly to the input shift register and the digital code is transferred to the relevant input register on completion of a valid write sequence. The DAC registers contain the digital code used by the resistor strings.

Access to the DAC registers is controlled by the  $\overline{\text{LDAC}}$  pin. When  $\overline{\text{LDAC}}$  is high, the DAC registers are latched and the input registers may change state without affecting the contents of the DAC registers. When  $\overline{\text{LDAC}}$  is brought low, however, the DAC registers become transparent and the contents of the input registers are transferred to them.

Double-buffering is useful if the user requires simultaneous updating of all DAC outputs. The user may write to each of the input registers individually and then, by pulsing the  $\overline{\text{LDAC}}$  input low, all outputs will update simultaneously.

These parts contain an extra feature whereby a DAC register is not updated unless its input register has been updated since the last time that  $\overline{LDAC}$  was low. Normally, when  $\overline{LDAC}$  is low, the DAC registers are filled with the contents of the input registers. In the case of the AD5306/AD5316/AD5326, the part will update the DAC register only if the input register has been changed since the last time the DAC register was updated, thereby removing unnecessary digital crosstalk.

#### Load DAC Input LDAC

 $\overline{\text{LDAC}}$  transfers data from the input registers to the DAC registers (and, therefore, updates the outputs). Use of the  $\overline{\text{LDAC}}$  function enables double-buffering of the DAC data, GAIN, and BUF. There are two  $\overline{\text{LDAC}}$  modes:

**Synchronous Mode:** In this mode, the DAC registers are updated after new data is read in on the rising edge of the eighth SCL pulse.  $\overline{\text{LDAC}}$  can be tied permanently low or pulsed as in Figure 2.

**Asynchronous Mode:** In this mode, the outputs are not updated at the same time that the input registers are written to. When LDAC goes low, the DAC registers are updated with the contents of the input registers.

#### **POWER-DOWN MODE**

The AD5306/AD5316/AD5326 have very low power consumption, dissipating typically 1.2 mW with a 3 V supply and 2.5 mW with a 5 V supply. Power consumption can be further reduced when the DACs are not in use by putting them into power-down mode, which is selected by setting the  $\overline{PD}$  pin low or by setting Bit 12  $(\overline{PD})$  of the data word to 0.

When the  $\overline{PD}$  pin is high and the  $\overline{PD}$  bit is set to 1, all DACs work normally with a typical power consumption of 500  $\mu A$  at 5 V (400  $\mu A$  at 3 V). In power-down mode, however, the supply current falls to 300 nA at 5 V (90 nA at 3 V) when all DACs are powered down. Not only does the supply current drop, but each output stage is also internally switched from the output of its amplifier, making it open-circuit. This has the advantage that the outputs are three-state while the part is in power-down mode and provides a defined input condition for whatever is connected to the output of the DAC amplifiers. The output stage is illustrated in Figure 10.




Figure 10. Output Stage during Power-Down

The bias generator, the output amplifiers, the resistor strings, and all other associated linear circuitry are shut down when the power-down mode is activated. However, the contents of the registers are unaffected when in power-down. In fact, it is possible to load new data to the input registers and DAC registers during power-down. The DAC outputs will update as soon as the  $\overline{PD}$  pin goes high or the  $\overline{PD}$  bit is reset to 1. The time to exit power-down is typically 2.5  $\mu s$  for  $V_{DD}$  = 5 V and 5  $\mu s$  when  $V_{DD}$  = 3 V. This is the time from the rising edge of the eighth SCL pulse or from the rising edge of  $\overline{PD}$  to when the output voltage deviates from its power-down voltage. See TPC 18.

#### **APPLICATIONS**

#### **Typical Application Circuit**

The AD5306/AD5316/AD5326 can be used with a wide range of reference voltages where the devices offer full, one-quadrant multiplying capability over a reference range of 0 V to  $V_{\rm DD}$ . More typically, these devices are used with a fixed, precision reference voltage. Suitable references for 5 V operation are the AD780 and REF192 (2.5 V references). For 2.5 V operation, a suitable external reference would be the AD589, a 1.23 V band gap reference. Figure 11 shows a typical setup for the AD5306/AD5316/AD5326 when using an external reference. Note that A0 and A1 can be high or low.




Figure 11. AD5306/AD5316/AD5326 Using a 2.5 V External Reference

REV. C –15–

#### Driving V<sub>DD</sub> from the Reference Voltage

If an output range of 0 V to  $V_{DD}$  is required when the reference inputs are configured as unbuffered, the simplest solution is to connect the reference inputs to  $V_{DD}$ . As this supply may be noisy and not very accurate, the AD5306/AD5316/AD5326 may be powered from the reference voltage; for example, using a 5 V reference such as the REF195. The REF195 will output a steady supply voltage for the AD5306/AD5316/AD5326. The typical current required from the REF195 is 500  $\mu A$  supply current and approximately 112  $\mu A$  to supply the reference inputs (if unbuffered). This is with no load on the DAC outputs. When the DAC outputs are loaded, the REF195 also needs to supply the current to the loads. The total current required (with a 10 k $\Omega$  load on each output) is

$$612 \,\mu A + 4(5 \,V \,/\, 10 \,k\Omega) = 2.6 \,mA$$

The load regulation of the REF195 is typically 2 ppm/mA, which results in an error of 5.2 ppm ( $26 \,\mu\text{V}$ ) for the 2.6 mA current drawn from it. This corresponds to a 0.0013 LSB error at eight bits and 0.021 LSB error at 12 bits.

#### Bipolar Operation Using the AD5306/AD5316/AD5326

The AD5306/AD5316/AD5326 have been designed for single-supply operation, but a bipolar output range is also possible using the circuit in Figure 12. This circuit will give an output voltage range of  $\pm 5$  V. Rail-to-rail operation at the amplifier output is achievable using an AD820 or an OP295 as the output amplifier.




Figure 12. Bipolar Operation with the AD5306/ AD5316/AD5326

The output voltage for any input code can be calculated as follows:

$$V_{OUT} = \left[ \frac{\left( REFIN \times D/2^{N} \right) \times \left( R1 + R2 \right)}{R1 - REFIN \times \left( R2 / R1 \right)} \right]$$

where:

D is the decimal equivalent of the code loaded to the DAC. N is the DAC resolution.

*REFIN* is the reference voltage input.

with:

*REFIN* = 5 V,  $R1 = R2 = 10 \text{ k}\Omega$ :

$$V_{OUT} = \left(10 \times D / 2^N\right) - 5V$$

#### Multiple Devices on One Bus

Figure 13 shows four AD5306 devices on the same serial bus. Each has a different slave address since the states of the A0 and A1 pins are different. This allows each of 16 DACs to be written to or read from independently.




Figure 13. Multiple AD5306 Devices on One Bus

# AD5306/AD5316/AD5326 as a Digitally Programmable Window Detector

A digitally programmable upper/lower limit detector using two of the DACs in the AD5306/AD5316/AD5326 is shown in Figure 14. The upper and lower limits for the test are loaded to DACs A and B, which, in turn, set the limits on the CMP04. If the signal at the  $V_{\rm IN}$  input is not within the programmed window, an LED will indicate the fail condition. Similarly, DACs C and D can be used for window detection on a second VIN signal.




Figure 14. Window Detection

# Coarse and Fine Adjustment Using the AD5306/AD5316/AD5326

Two of the DACs in the AD5306/AD5316/AD5326 can be paired together to form a coarse and fine adjustment function, as shown in Figure 15. DAC A is used to provide the coarse adjustment while DAC B provides the fine adjustment. Varying the ratio of R1 and R2 will change the relative effect of the coarse and fine adjustments. With the resistor values and external reference shown, the output amplifier has unity gain for the DAC A output, so the output range is 0 V to 2.5 V – 1 LSB. For DAC B, the amplifier has a gain of  $7.6 \times 10^{-3}$ , giving DAC B a range equal to 19 mV. Similarly, DACs C and D can be paired together for coarse and fine adjustment.

The circuit is shown with a 2.5 V reference, but reference voltages up to  $V_{\rm DD}$  may be used. The op amps indicated will allow a rail-to-rail output swing.

–16– REV. C




Figure 15. Coarse/Fine Adjustment

#### POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD5306/AD5316/AD5326 is mounted should be designed so that the analog and digital sections are separated and confined to certain areas of the board.

If the AD5306/AD5316/AD5326 is in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. The star ground point

should be established as close as possible to the device. The AD5306/AD5316/AD5326 should have ample supply bypassing of 10  $\mu$ F in parallel with 0.1  $\mu$ F on the supply located as close to the package as possible, ideally right up against the device. The 10  $\mu$ F capacitors are the tantalum bead type. The 0.1  $\mu$ F capacitor should have low effective series resistance (ESR) and effective series inductance (ESI), like the common ceramic types that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching.

The power supply lines of the AD5306/AD5316/AD5326 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board, and should never be run near the reference inputs. A ground line routed between the SDA and SCL lines will help reduce crosstalk between them (not required on a multilayer board as there will be a separate ground plane, but separating the lines will help).

Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best, but is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side.

REV. C –17–

Table I. Overview of AD53xx Serial Devices

Part No.	Resolution	No. of DACs	DNL	Interface	Settling Time (μs)	Package	Pins
SINGLES		1	1	,			<u>'</u>
AD5300	8	1	±0.25	SPI <sup>®</sup>	4	SOT-23, MSOP	6, 8
AD5310	10	1	±0.5	SPI	6	SOT-23, MSOP	6, 8
AD5320	12	1	±1.0	SPI	8	SOT-23, MSOP	6, 8
AD5301	8	1	±0.25	2-Wire	6	SOT-23, MSOP	6, 8
AD5311	10	1	±0.5	2-Wire	7	SOT-23, MSOP	6, 8
AD5321	12	1	±1.0	2-Wire	8	SOT-23, MSOP	6, 8
DUALS				,			
AD5302	8	2	±0.25	SPI	6	MSOP	8
AD5312	10	2	±0.5	SPI	7	MSOP	8
AD5322	12	2	±1.0	SPI	8	MSOP	8
AD5303	8	2	±0.25	SPI	6	TSSOP	16
AD5313	10	2	±0.5	SPI	7	TSSOP	16
AD5323	12	2	±1.0	SPI	8	TSSOP	16
QUADS							
AD5304	8	4	±0.25	SPI	6	MSOP	10
AD5314	10	4	±0.5	SPI	7	MSOP	10
AD5324	12	4	±1.0	SPI	8	MSOP	10
AD5305	8	4	±0.25	2-Wire	6	MSOP	10
AD5315	10	4	±0.5	2-Wire	7	MSOP	10
AD5325	12	4	±1.0	2-Wire	8	MSOP	10
AD5306	8	4	±0.25	2-Wire	6	TSSOP	16
AD5316	10	4	±0.5	2-Wire	7	TSSOP	16
AD5326	12	4	±1.0	2-Wire	8	TSSOP	16
AD5307	8	4	±0.25	SPI	6	TSSOP	16
AD5317	10	4	±0.5	SPI	7	TSSOP	16
AD5327	12	4	±1.0	SPI	8	TSSOP	16
OCTALS		1	1			I	+
AD5308	8	8	±0.25	SPI	6	TSSOP	16
AD5318	10	8	±0.5	SPI	7	TSSOP	16
AD5328	12	8	±1.0	SPI	8	TSSOP	16

 $Visit\ www.analog.com/support/standard\_linear/selection\_guides/AD53xx.html\ for\ more\ information.$ 

Table II. Overview of AD53xx Parallel Devices


Part No.	Resolution	DNL	V <sub>REF</sub> Pins	Settling Time (µs)	Additional Pin Functions			Package	Pins	
SINGLES					BUF	GAIN	HBEN	CLR		
AD5330	8	±0.25	1	6	1	1		1	TSSOP	20
AD5331	10	±0.5	1	7		1		1	TSSOP	20
AD5340	12	±1.0	1	8	1	1		1	TSSOP	24
AD5341	12	±1.0	1	8	1	1	1	1	TSSOP	20
<b>DUALS</b>										
AD5332	8	±0.25	2	6				1	TSSOP	20
AD5333	10	±0.5	2	7	1	1		1	TSSOP	24
AD5342	12	±1.0	2	8	1	1		1	TSSOP	28
AD5343	12	±1.0	1	8			1	1	TSSOP	20
QUADS										
AD5334	8	±0.25	2	6		1		1	TSSOP	24
AD5335	10	±0.5	2	7			1	1	TSSOP	24
AD5336	10	±0.5	4	7		1		1	TSSOP	28
AD5344	12	±1.0	4	8					TSSOP	28

–18– REV. C

#### **OUTLINE DIMENSIONS**

# 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-153AB

REV. C -19-

# **Revision History**

Location	Page
8/03—Data Sheet changed from REV. B to REV. C.	
Added A Version	Universal
Changes to FEATURES	
Changes to SPECIFICATIONS	
Changes to ABSOLUTE MAXIMUM RATINGS	
Edits to ORDERING GUIDE	
Changes to TPC 21	11
Added OCTALS section to Table I	
Updated OUTLINE DIMENSIONS	
4/01—Data sheet changed from REV. A to REV. B.	
Edit to Figure 6	
Edits to RIGHT/\overline{\overline{LEFT}} section of Pointer Byte Bits section	
Edits to Input Shift Register section	
Edits to Figure 7	
Edits to Figure 8	
Edits to Figure 9	
Edit to Figure 12	